COMS10015 lecture: week #4

- ▶ Problem: an *n*-bit register based on latches (resp. flip-flops) is limited in that
 - 1. each latch (resp. flip-flop) in the register needs a relatively large number of transistors, which limits the viable capacity (i.e., *n*), and
 - 2. the register is not addressable, i.e.,
 - an address (or index) allows dynamic rather than static reference to some stored datum, so
 - by analogy, in a C program

```
Listing

1 int A0, A1, A2, A3;
2
3 A0 = 0;
4 A1 = 0;
5 A2 = 0;
6 A3 = 0;
```


```
Listing

1 int A[ 4 ];
2
3 A[ 0 ] = 0;
4 A[ 1 ] = 0;
5 A[ 2 ] = 0;
6 A[ 3 ] = 0;
```

we have the left-hand side, but we want the right-hand side.

COMS10015 lecture: week #4

Solution: a memory component, i.e.,



such that

- ► MEM has a capacity of $n = 2^{n'}$ addressable words, and
- each such word is w bits (where $n \gg w$).

COMS10015 lecture: week #4

- ► Agenda:
 - 1. memory *cells*,
 - 2. memory devices,

noting there are various ways to classify memories, e.g.,

- 1. volatility:
 - volatile, meaning the content is lost when the component is powered-off, or
 - **non-volatile**, meaning the content is retained even after the component is powered-off.
- 2. interface type:
 - synchronous, where a clock or pre-determined timing information synchronises steps, or
 - asynchronous, where a protocol synchronises steps.
- 3. access type:
 - random versus constrained (e.g., sequential) access to content,
 - Random Access Memory (RAM) which we can read from and write to, and
 - **Read Only Memory (ROM)** which, as suggested by the name, supports reads only.
- 4. ...

but we'll focus exclusively on a volatile, synchronous RAM.

An Aside: some history



- The EDSAC used delay line memory, where the rough idea is:
 - Each "line" is a tube of mercury (or something else in which sound waves propagate fairly slowly).
 - Put a speaker at one end to store sound waves into the line, and a microphone at the other to read them out.
 - Values are stored in the sense the corresponding waves take time to propagate; when they get to one end they are either replaced or fed back into the other.
- This is sequential access (cf. random access): you need to wait for the data you want to appear!

An Aside: some history



- ► The Whirlwind used **magnetic-core** memory, where the rough idea is:
 - The memory is a matrix of small magnetic rings, or "cores", which can be magnetically polarised to store values.
 - Wires are threaded through the cores to control them, i.e., to store or read values.
 - The magnetic polarisation is retained, so core memory is non-volatile!
- You might still hear main memory termed core memory (cf. core dump) which is a throw-back to this technology.

Part 1: memory cells (1)

Comparison

Static RAM (SRAM) is


- manufacturable in lower densities (i.e., smaller capacity),
- more expensive to manufacture,
- fast(er) access time (resp. lower access latency),
- easy(er) to interface with,
- ideal for latency-optimised contexts, e.g., as cache memory.

Comparison

Dynamic RAM (DRAM) is

- manufacturable in higher densities (i.e., larger capacity),
- less expensive to manufacture,
- slow(er) access time (resp. higher access latency),
- hard(er) to interface with,
- ideal for capacity-optimised contexts, e.g., as main memory.


Part 1: memory cells (2) An SRAM cell



► Idea:

- internally, the cell is essentially two NOT gates,
- \blacktriangleright *bl* and \lnot *bl* are the **bit lines** (via which the state is accessed),
- wl is the word line (which controls access to the state),
- ▶ a "6T SRAM cell" requires 6 transistors (cf. ~ 20 or so for a D-type latch).


Part 1: memory cells (2) An SRAM cell



► Idea:

- internally, the cell is essentially two NOT gates,
- **b** *bl* and $\neg bl$ are the **bit lines** (via which the state is accessed),
- ▶ wl is the word line (which controls access to the state),
- ▶ a "6T SRAM cell" requires 6 transistors (cf. ~ 20 or so for a D-type latch).

Part 1: memory cells (3)



► Idea:

- internally, the cell is essentially one one transistor and one capacitor,
- bl is the **bit line** (via which the state is accessed),
- wl is the word line (which controls access to the state),
- the capacitor
 - 1. discharges and charges (relatively) slowly,
 - 2. discharges when the cell is read, and also over time even if it's not read; this implies a need to **refresh** it.

Part 2: memory cells → memory devices (1)

- ► Concept: a **memory device** is constructed from (roughly) three components
 - 1. a memory array (or matrix) of replicated cells with
 - r rows, and
 - c columns

meaning a $(r \cdot c)$ -cell capacity,

- 2. a row decoder which given an address (de)activates associated cells in that row, and
- 3. a column decoder which given an address (de)selects associated cells in that column

plus additional logic to allow use (depending on cell type), e.g.,

- 1. bit line conditioning to, e.g., ensure the bit lines are strong enough to be effective, and
- 2. **sense amplifiers** to, e.g., ensure output from the array is usable.

Part 2: memory cells → memory devices (2) An SRAM device: design

- ► (Typical, or exemplar) design: an **SRAM device**.
 - 1. interface:
 - auxiliary pin(s) for power and so on,
 - D, a single 1-bit data pin,
 - ightharpoonup A, a collection of n' address pins where A_i is the i-th such pin,
 - a Chip Select (CS) pin, which enables the device,
 - a Output Enable (ÔE) pin, which signals the device is being read from,
 - a Write Enable (WE) pin, which signals the device is being written to.


► (Typical, or exemplar) design: an **SRAM device**.


2. usage:

Algorithm (SRAM-Read) Having performed the following steps In dive the address onto A, In set WE = false, OE = true and CS = true, 1-bit of data is read and made available on D, then we set CS = false. Algorithm (SRAM-Write) Having performed the following steps In dive the data onto D, In dive the address onto A, In set WE = true, OE = false and CS = true, 1-bit of data is written, then we set CS = false.

Example (an *n*-cell SRAM device, for $n = 2^{n'}$) bit line conditioning wl wl decode - WE $A_{n'-1} \dots A_0$ wl - OE SRAM - CS wl sense amplifiers column decode

Part 2: memory cells → memory devices (4) An SRAM device: implementation





Part 2: memory cells → memory devices (5) A DRAM device: interface

- ► (Typical, or exemplar) design: a **DRAM device**.
 - 1. interface:
 - auxiliary pin(s) for power and so on,
 - D, a single 1-bit data pin,
 - ightharpoonup A, a collection of n'/2 address pins where A_i is the i-th such pin,
 - a Chip Select (CS) pin, which enables the device,
 - a Output Enable (OE) pin, which signals the device is being read from,
 - a Write Enable (WE) pin, which signals the device is being written to,
 - a Row Address Strobe (RAS), which controls the row buffer, and
 - a Column Address Strobe (CAS), which controls the column buffer.

Part 2: memory cells → memory devices (5) A DRAM device: interface

► (Typical, or exemplar) design: a **DRAM device**.

2. usage:

Algorithm (DRAM-READ)

Having performed the following steps

- drive the row address onto A,
- set RAS = true to latch row address,
- drive the column address onto A,
- set CAS = true to latch column address.
- set CAS =true to latch column address,
- ▶ set WE = false, OE = true and CS = true,
- 1-bit of data is read and made available on D, then we set CS = RAS = CAS =**false**.

$Algorithm\ (DRAM\text{-}Write)$

Having performed the following steps

- drive the data onto D.
- drive the row address onto A.
- set RAS = true to latch row address.
- drive the column address onto A,
- set CAS = true to latch column address,
- set WE = false, OE = true and CS = true,

1-bit of data is written, then we set CS = RAS = CAS = **false**.

Example (a *n*-cell DRAM memory device, for $n = 2^{n'}$) bit line conditioning DRAM RASwl row decode row buffer \leftarrow WE - OE DRAM DRAM DRAM DRAM wl CSCASsense amplifiers column buffer column decode

Part 2: memory cells → memory devices (7) A DRAM device: implementation






The MF4C10441 is a randomly accessed solid-statemensory continuing 19.83.40016;commissidi and continuing mensory continuing 19.83.40016;commissidi and content of addressed diversibly the 22 address this which are restored 11 data (AA-AH) at a time. EXS is used to batch the first 11 bits and CSS the latent 11 bits. A EVAL or WHITE cycle is and CSS the latent 11 bits. A EVAL or WHITE cycle is EAD made while a logic LOW on WE discuss WHITE EED made while a logic LOW on WE discuss WHITE. falling edge of WE or CNS, whichever occurs last. If WE goest CNV piece to CNS going LOW, the output plateressists open (18 the λ or the search λ or the search λ or the λ or the

NAMES OF SAME OF SAME ORDER

within a row-address (A0-A18) defined page
2-23



Part 2: memory cells → memory devices (9)

► Concept:

externally, the configuration of a device is described as something like


$$\delta \times \omega \times \beta$$

(plus maybe some timing information) where

- lacksquare δ relates to capacity, usually measured in (large multiples of) bits,
- $ightharpoonup \omega$ describes the width of words, measured in bits, and
- \triangleright β is the number of internal **logical banks**.
- internally, this implies some organisational choices: for example,
 - 1. for $\omega > 1$, we replicate the memory device internally to give ω arrays (each copy relates to one bit of a ω -bit word),
 - 2. for the arrays, *r* and *c* can be selected to match physical requirements (e.g., to get "square" or "thin" arrays), and
 - 3. for $\beta > 1$, each array is split into logical **banks**.

Example (from a 1-bit to *w*-bit SRAM device via replication) bit line conditioning \leftarrow WE $A_{n'-1} \dots A_0 \longrightarrow$ OE CS sense amplifiers column decode $D_{w-1} ... D_0$

Example (from a 1-bit to w-bit DRAM device via replication)



Conclusions

Take away points:

- 1. The initial goal was an *n*-element memory of *w*-bit words; the final solution is motivated by divide-and-conquer, i.e.,
 - 1.1 one or more channels, each backed by
 - 1.2 one or more physical banks, each composed from
 - 1.3 one or more devices, each composed from
 - 1.4 one or more logical banks, of
 - 1.5 one or more arrays, of
 - 1.6 many cells
- 2. The major complication is a large range of increasingly detailed options:
 - lots of parameters mean lots of potential trade-offs (e.g., between size, speed and power consumption),
 - ▶ need to take care of detail: there are so many cells, any minor change can have major consequences!
- Even so, there is just one key concept: we have some cells, and however they are organised we just need to identify and use the right cells given some address.

Additional Reading

- Wikipedia: Computer Memory. url: https://en.wikipedia.org/wiki/Category:Computer_memory.
- D. Page. "Chapter 8: Memory and storage". In: A Practical Introduction to Computer Architecture. 1st ed. Springer, 2009.
- A.S. Tanenbaum and T. Austin. "Section 3.3.5: Memory chips". In: Structured Computer Organisation. 6th ed. Prentice Hall, 2012.
- A.S. Tanenbaum and T. Austin. "Section 3.3.6: RAMs and ROMs". In: Structured Computer Organisation. 6th ed. Prentice Hall, 2012.
- W. Stallings. "Chapter 5: Internal memory". In: Computer Organisation and Architecture. 9th ed. Prentice Hall, 2013.

References

- [1] Wikipedia: Computer Memory. URL: https://en.wikipedia.org/wiki/Category:Computer_memory (see p. 23).
- D. Page. "Chapter 8: Memory and storage". In: A Practical Introduction to Computer Architecture. 1st ed. Springer, 2009 (see p. 23).
- [3] W. Stallings. "Chapter 5: Internal memory". In: Computer Organisation and Architecture. 9th ed. Prentice Hall, 2013 (see p. 23).
- [4] A.S. Tanenbaum and T. Austin. "Section 3.3.5: Memory chips". In: Structured Computer Organisation. 6th ed. Prentice Hall, 2012 (see p. 23).
- [5] A.S. Tanenbaum and T. Austin. "Section 3.3.6: RAMs and ROMs". In: Structured Computer Organisation. 6th ed. Prentice Hall, 2012 (see p. 23).

