Computer Architecture

Daniel Page

Department of Computer Science, University Of Bristol, Merchant Venturers Building, Woodland Road, Bristol, BS8 1UB. UK. ⟨csdsp@bristol.ac.uk⟩

September 5, 2025

Keep in mind there are *two* PDFs available (of which this is the latter):

- 1. a PDF of examinable material used as lecture slides, and
- 2. a PDF of non-examinable, extra material:
 - the associated notes page may be pre-populated with extra, written explaination of material covered in lecture(s), plus

 anything with a "grey'ed out" header/footer represents extra material which is
 - useful and/or interesting but out of scope (and hence not covered).

Notes.		
1		
1		
1		
Notes:		

COMS10015 lecture: week #8 + #9

► Agenda: introduce the topic [4, Part 1] of

finite automata ≡ Finite State Machines (FSMs)

via

- 1. an "in theory", i.e., concept-oriented perspective, and
- 2. an "in practice", i.e., perspective, spanning
- 2.1 general application, and
- 2.2 specific implementation in sequential logic design.





git # b282dbb9 @ 2025-09-03

Part 1: in theory (1)

Definition

An alphabet is a non-empty set of symbols.

Definition

A **string** X with respect to some alphabet Σ is a sequence, of finite length, whose elements are members of Σ , i.e.,

$$X = \langle X_0, X_1, \dots, X_{n-1} \rangle$$

for some n such that $X_i \in \Sigma$ for $0 \le i < n$; if n is zero, we term X the **empty string** and denote it ϵ . It can be useful, and is common to write elements in in human-readable form termed a **string literal**: this basically means writing them from right-to-left without any associated notation (e.g., brackets or commas).

Definition

A language Λ is a set of strings.

Notes:			

Part 1: in theory (2)

Definition

A (formal) grammar is a tuple

$$G=(N,n,T,P)$$

including

- 1. N, a finite set of **non-terminal symbols** that includes a **start symbol** $n \in N$,
- 2. *T*, a finite set of **terminal symbols** (which is disjoint from *N*), and
- 3. *P*, a finite set of **production rules** each of the form

$$P_i: (N \cup T)^* \to (N \cup T)^*.$$





git # b282dbb9 @ 2025-09-03

Part 1: in theory (3)

► Concept: Finite State Machines (FSMs) are a model of computation.

Notes:	
Notes:	



Part 1: in theory (3)

	Concept:	Finite	State	Machines	(FSMs)	are a	model	of com	putation
--	----------	---------------	-------	----------	--------	-------	-------	--------	----------

▶ An FSM is an (idealised) computer *C*, which, at a given point in time, is in one of some finite set of states.

|--|

Part 1: in theory (3)

- ► Concept: Finite State Machines (FSMs) are a model of computation.
 - ▶ An FSM is an (idealised) computer *C*, which, at a given point in time, is in one of some finite set of states.
 - C accepts an input string with respect to some alphabet Σ, one symbol at a time; each symbol induces a change in state.

1,0	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
1			
1			
Ne	ntos:		
No	otes:		
Nec	otes:		
No	otes:		

Part 1: in theory (3)

- ► Concept: Finite State Machines (FSMs) are a model of computation.
 - ► An FSM is an (idealised) computer *C*, which, at a given point in time, is in one of some finite set of states.
 - ightharpoonup C accepts an input string with respect to some alphabet Σ , one symbol at a time; each symbol induces a change in state.
 - Once the input is exhausted, *C* halts: depending on the state it halts in, we say either
 - 1. *C* accepts (or recognises) the input string
 - 2. *C* rejects the input string

© Daniel Page (zsdsp@bristol.ac.uk) Computer Architecture	University of BRISTOL	git # b282dbb9 @ 2025-09-03

Part 1: in theory (3)

- ► Concept: Finite State Machines (FSMs) are a model of computation.
 - ► An FSM is an (idealised) computer *C*, which, at a given point in time, is in one of some finite set of states.
 - ightharpoonup C accepts an input string with respect to some alphabet Σ , one symbol at a time; each symbol induces a change in state.
 - Once the input is exhausted, *C* halts: depending on the state it halts in, we say either
 - 1. *C* accepts (or recognises) the input string
 - 2. *C* rejects the input string
 - For a language Λ of all possible input strings C could accept, we say

C accepts (or recognises) $\Lambda \equiv \Lambda$ is the language of C

and use Λ to classify C ...

Notes:



Part 1: in theory (4)

Definition					
	less powerful				more powerful
Machine	Combinatorial logic	Finite automaton	Push-down automaton	Linear-bounded automaton	Turing machine
Memory		0 stacks	1 stacks	2 stacks	2 stacks
Language		regular	context free	context sensitive	recursively enumerable
Grammar		regular $(X \to x \text{ or } X \to xY)$	context free $(X \rightarrow \gamma)$	context sensitive $(\alpha X\beta \rightarrow \alpha \gamma \beta)$	unrestricted $(\alpha \to \beta)$
Chomsky-Schützenberger hierarchy		type-3	type-2	type-1	type-0

Daniel Page (csdsp@bristol.ac.uk)	University of BRISTOL
Computer Architecture	S BRISTOL

git # b282dbb9 @ 2025-09-03

Part 1: in theory (5)

Definition A (deterministic) Finite State Machine (FSM) is a tuple

 $C = (S, s, A, \Sigma, \Gamma, \delta, \omega)$

including

- 1. *S*, a finite set of **states** that includes a **start state** $s \in S$,
- 2. $A \subseteq S$, a finite set of accepting states,
- 3. an **input alphabet** Σ and an **output alphabet** Γ ,
- 4. a transition function

 $\delta: S \times \Sigma \to S$

and

5. an output function

 $\omega:S\to\Gamma$

in the case of a Moore FSM, or

 $\omega: S \times \Sigma \to \Gamma$

in the case of a Mealy FSM,

noting an **empty** input denoted ϵ allows a transition that can *always* occur.

lsp@bristol.ac.uk)	® ₭ Univ
Architecture	🛁 🎒 BR



•	In the description of grammars, the idea is (read from left-to-right) there are progressively less and less restrictions: X and Y both
	represent non-terminal symbols, x represents a terminal symbol, and α , β and γ are strings of either terminal or non-terminal symbols
	all with respec to some alphabet and grammar. So, the far right-hand case has rules that are totally unrestricted, for example, whereas
	the far left-hand case has rules that must be of a particular form

Notes:

• Even if the state space is *huge*, it is still finite: to cope, δ can a **partial function** meaning it needn't be defined for all inputs.

Part 1: in theory (6)

▶ Problem: design an FSM that decides whether a binary sequence *X* has an odd number of 1 elements in it.

Daniel Page (csdsp@bristol.ac.uk)	
Commutos Asobitostuso	

University of BRISTOL

Part 1: in theory (6)

► Solution:

Algorithm	(tabu	ılar)		
	Q S _{even}	$X_i = 0$ S_{even}		
	S _{even} S _{odd}	Sodd	S _{odd} S _{even}	

Algorithm (diagram) $X_i = 0$ $X_i = 0$ $X_i = 1$ start $X_i = 1$

where, e.g.,

1. for the input string $X = \langle 1, 0, 1, 1 \rangle$ the transitions are

$$\sim S_{even} \stackrel{X_0=1}{\sim} S_{odd} \stackrel{X_1=0}{\sim} S_{odd} \stackrel{X_2=1}{\sim} S_{even} \stackrel{X_3=1}{\sim} S_{odd}$$

so the input is accepted (i.e., has an odd number of 1 elements). 2. for the input string $X = \langle 0, 1, 1, 0 \rangle$ the transitions are

$$\sim S_{even} \stackrel{X_0=0}{\sim} S_{even} \stackrel{X_1=1}{\sim} S_{odd} \stackrel{X_2=1}{\sim} S_{even} \stackrel{X_3=0}{\sim} S_{even}$$

so the input is rejected (i.e., has an even number of 1 elements).


Notes:	

Notes:			

Example #1: regular expressions + grep → FSMs as recognisers

► Context:

-ve perspective:



+ve perspective: we could say that

 $\begin{array}{ccc} \textbf{arithmetic expression} & \overset{evaluate}{\sim} & \text{number} \\ \textbf{regular expression} & \overset{evaluate}{\sim} & \text{language} \end{array}$

so a regular expression (or regex) can be used as

- 1. a pattern used to describe or generate a language, or
- 2. a pattern used to identify (i.e., match) members of a language.

https://xkcd.com/1171

© Daniel Page (csdsp@bristol.ac. Computer Architecture University of BRISTOL

git # b282dbb9 @ 2025-09-03

Part 2.1: in practice, application (2)

Example #1: regular expressions + grep → FSMs as recognisers

Definition

We say X is a **regular expression** if it is

- 1. a symbol in the alphabet, i.e., $\{x\}$ for $x \in \Sigma$,
- 2. the union of regular expressions *X* and *Y* such that

$$X \cup Y = \{x \mid x \in X \lor x \in Y\},\$$

3. the concatination of regular expressions X and Y such that

$$X \parallel Y = \{\langle x, y \rangle \mid x \in X \land y \in Y\},\$$

0

4. the **Kleene star** of regular expression *X* such that

$$X^* = \{ \langle x_0, x_1, \dots, x_{n-1} \rangle \mid n \ge 0, x_i \in X \}.$$

allowing for various short-hands, e.g.,

$$\begin{array}{rcl}
x & \equiv & \{x\} \\
xy & \equiv & \{x\} \parallel \{y\} \\
X^+ & \equiv & X \parallel X^*
\end{array}$$





b282dbb9 @ 2025-09-03

Notes:	
Title.	
Notes:	

Example #1: regular expressions + grep → FSMs as recognisers

Example [4, Example 1.53]: if $\Sigma = \{0, 1\}$, then

$$0^*10^* \equiv \left\{ \begin{array}{c|c} s & \text{s is a string containing} \\ a & \text{single 1} \end{array} \right\}$$

© Daniel Page (csdsp@bristol.ac.u Computer Architecture University of BRISTOL

git # b282dbb9 @ 2025-09-03


Part 2.1: in practice, application (3)

Example #1: regular expressions + grep → FSMs as recognisers

Example [4, Example 1.53]: if $\Sigma = \{0, 1\}$, then

$$0^*10^* \equiv \left\{ \begin{array}{c} s \mid s \text{ is a string containing} \\ a \text{ single 1} \end{array} \right\}$$

which can be realised using



© Daniel Page (csdsp@bristol.ac.ul Computer Architecture



Note

- 1	Notes.
	• The example implementation in the grep example is a little simplistic, so the behaviour (and hence output) will differ versus use of grep itself. The technical reason for this is that we have ignored (or disallowed) backtracking: if the FSM accepts a 't' followed by something other than 'o' then it fails, but obviously this ignores the possibility that there might be another 't' later which is followed by 'o'. So the description might be better written as "s is a line read from stdin, where a) there is at least one 't' character, and b) the first 't' character is followed by at least one 'o' character". We could try to capture that using a more complex transition function, but then the example becomes overly complex: although the details is important in a general sense, the underlying idea is more important at this point. In even more detail, the difference here relates to a difference between so-called Deterministic Finite Automatons (DFAs) and Non-deterministic Finite Automatons (NFAs): we are dealing with and assume the former, whereas grep makes use of the latter (see, e.g., [4, Section 1.2]).

Notes:

• The example implementation in the grep example is a little simplistic, so the behaviour (and hence output) will differ versus use of grep itself. The technical reason for this is that we have ignored (or disallowed) backtracking: if the FSM accepts a 'Y followed by something other than 'o' then it fails, but obviously this ignores the possibility that there might be another 't' later which is followed by 'o'. So the description might be better written as "s is a line read from stdin, where a) there is at least one 't' character, and b) the first 't' character is followed by at least one 'o' character". We could try to capture that using a more complex transition function, but then the example becomes overly complex: although the details is important in a general sense, the underlying idea is more important at this point. In even more detail, the difference here relates to a difference between so-called Deterministic Finite Automatons (DFAs) and Non-deterministic Finite Automatons (NFAs): we are dealing with and assume the former, whereas grep makes use of the latter (see, e.g., [4, Section 1.2]).

Part 2.1: in practice, application (3) Example #1: regular expressions + grep → FSMs as recognisers

Example [4, Example 1.53]: if $\Sigma = \{0, 1\}$, then

$$\Sigma^*001\Sigma^* \equiv \left\{ \begin{array}{c} s \mid s \text{ is a string containing} \\ 001 \text{ as a sub-string} \end{array} \right\}$$

which can be realised using

University of BRISTOL


Part 2.1: in practice, application (3)

Example #1: regular expressions + grep → FSMs as recognisers

Example [4, Example 1.53]: if $\Sigma = \{0, 1\}$, then

$$\Sigma^* 001\Sigma^* \equiv \left\{ \begin{array}{c} s \mid s \text{ is a string containing} \\ 001 \text{ as a sub-string} \end{array} \right\}$$

which can be realised using





o	tes:
	The example implementation in the grep example is a little simplistic, so the behaviour (and hence output) will differ versus use of grep itself. The technical reason for this is that we have ignored (or disallowed) backtracking: if the FSM accepts a 't' followed by something other than 'o' then it fails, but obviously this ignores the possibility that there might be another 't' later which is followed by 'o'. So the description might be better written as "s is a line read from stdin, where a) there is at least one 't' character, and b) the first 't' character is followed by at least one 'o' character'. We could try to capture that using a more complex transition function, but then the example becomes overly complex: although the details is important in a general sense, the underlying idea is more important at this point. In even more detail, the difference here relates to a difference between so-called Deterministic Finite Automatons (DFAs) and Non-deterministic Finite Automatons (NFAs): we are dealing with and assume the former, whereas grep makes use of the latter (see, e.g., [4, Section 1.2]).

. The example implementation in the grep example is a little simplistic, so the behaviour (and hence output) will differ versus use of grep itself. The technical reason for this is that we have ignored (or disallowed) backtracking: if the FSM accepts a 't' followed by something other than 'o' then it fails, but obviously this ignores the possibility that there might be another 't' later which is followed by 'o'. So the description might be better written as "s is a line read from stdin, where a) there is at least one 't' character, and b) the first 't' character is followed by at least one 'o' character". We could try to capture that using a more complex transition function, but then the example becomes overly complex: although the details is important in a general sense, the underlying idea is more important at this point. In even more detail, the difference here relates to a difference between so-called Deterministic Finite Automatons (DFAs) and Non-deterministic Finite Automatons (NFAs): we are dealing with and assume the former, whereas grep makes use of the latter (see, e.g., [4, Section 1.2]).

Example #1: regular expressions + grep → FSMs as recognisers

Example [4, Example 1.53]: if $\Sigma = \{0, 1\}$, then

$$(\Sigma \Sigma)^* \equiv \left\{ \begin{array}{c} s \text{ is a string} \\ \text{of even length} \end{array} \right\}$$

© Daniel Page (csdsp@bristol.ac.uk)

Computer Architecture

University of BRISTOL

git # b282dbb9 @ 2025-09-03


Part 2.1: in practice, application (3)

Example #1: regular expressions + grep → FSMs as recognisers

Example [4, Example 1.53]: if $\Sigma = \{0, 1\}$, then

$$(\Sigma \Sigma)^* \equiv \left\{ \begin{array}{c} s \mid s \text{ is a string} \\ \text{of even length} \end{array} \right\}$$


which can be realised using







Notes:



Notes:

• The example implementation in the grep example is a little simplistic, so the behaviour (and hence output) will differ versus use of grep itself. The technical reason for this is that we have ignored (or disallowed) backtracking: if the FSM accepts a 't' followed by something other than 'o' then it fails, but obviously this ignores the possibility that there might be another 't' later which is followed by 'o'. So the description might be better written as "s is a line read from stdin, where a) there is at least one 'd' character, and b) the first 't' character is followed by at least one 'o' character". We could try to capture that using a more complex transition function, but then the example becomes overly complex: although the details is important in a general sense, the underlying idea is more important at this point. In even more detail, the difference here relates to a difference between so-called Deterministic Finite Automatons (DFAs) and Non-deterministic Finite Automatons (NFAs): we are dealing with and assume the former, whereas grep makes use of the latter (see, e.g., [4, Section 1.2]).

Example #1: regular expressions + grep → FSMs as recognisers

Example [4, Example 1.53]: if $\Sigma = \{0, 1\}$, then

$$1^*(01^+)^* \equiv \left\{ s \mid s \text{ is a string in which every 0 is followed by at least one 1} \right\}$$

© Daniel Page (csdsp@bristol.ac.

University of BRISTOL

git # b282dbb9 @ 2025-09-0


Part 2.1: in practice, application (3)

Example #1: regular expressions + grep → FSMs as recognisers

Example [4, Example 1.53]: if $\Sigma = \{0, 1\}$, then

$$1^*(01^+)^* \equiv \left\{ s \mid \begin{array}{c} s \text{ is a string in which} \\ \text{every } 0 \text{ is followed by at least one } 1 \end{array} \right\}$$

which can be realised using



Daniel Page (csdsp@bristol.ac.uk)

Computer Architecture



Notes:

•	The example implementation in the grep example is a little simplistic, so the behaviour (and hence output) will differ versus use of grep itself. The technical reason for this is that we have ignored (or disallowed) backtracking: if the FSM accepts a 't' followed by something other than 'o' then it fails, but obviously this ignores the possibility that there might be another 't' later which is followed by 'o'. So the description might be better written as "s is a line read from stdin, where a) there is at least one 'o' character, and b) the first 't' character is followed by at least one 'o' character". We could try to capture that using a more complex transition function, but then the example
	becomes overly complex: although the details is important in a general sense, the underlying idea is more important at this point. In even more detail, the difference here relates to a difference between so-called Deterministic Finite Automatons (DFAs) and Non-deterministic Finite Automatons (NFAs): we are dealing with and assume the former, whereas grep makes use of the latter (see, e.g., [4, Section 1.2]).

Notes:

• The example implementation in the grep example is a little simplistic, so the behaviour (and hence output) will differ versus use of grep itself. The technical reason for this is that we have ignored (or disallowed) backtracking: if the FSM accepts a 't' followed by something other than 'o' then it fails, but obviously this ignores the possibility that there might be another 't' later which is followed by 'o'. So the description might be better written as 's is a line read from stdin, where a) there is at least one 't' character, and b) the first 't' character is followed by at least one 'o' character". We could try to capture that using a more complex transition function, but then the example becomes overly complex: although the details is important in a general sense, the underlying idea is more important at this point. In even more detail, the difference here relates to a difference between so-called Deterministic Finite Automatons (DFAs) and Non-deterministic Finite Automatons (NFAs): we are dealing with and assume the former, whereas grep makes use of the latter (see, e.g., [4, Section 1.2]).

Example #1: regular expressions + grep → FSMs as recognisers

Example [4, Example 1.53]: if $\Sigma = \{ (a', b', \dots, z') \}$, then

grep -E '.*to+.*'
$$\equiv \left\{ s \mid s \text{ is a line read from stdin containing a 't' followed by at least one 'o' character} \right\}$$

© Daniel Page (csdsp@bristol.ac.

University of BRISTOL

git # b282dbb9 @ 2025-09-0


Part 2.1: in practice, application (3)

Example #1: regular expressions + grep → FSMs as recognisers

Example [4, Example 1.53]: if $\Sigma = \{'a', 'b', \dots, 'z'\}$, then

grep -E '.*to+.*'
$$\equiv \left\{ s \mid s \text{ is a line read from stdin containing a 't' followed by at least one 'o' character} \right\}$$


which can be realised using



© Daniel Page (csdsp@bristol.a Computer Architecture



Notes:



Notes:

• The example implementation in the grep example is a little simplistic, so the behaviour (and hence output) will differ versus use of grep itself. The technical reason for this is that we have ignored (or disallowed) backtracking: if the FSM accepts a 't' followed by something other than 'o' then it fails, but obviously this ignores the possibility that there might be another 't' later which is followed by 'o'. So the description might be better written as "s is a line read from stdin, where a) there is at least one 'd' character, and b) the first 't' character is followed by at least one 'o' character". We could try to capture that using a more complex transition function, but then the example becomes overly complex: although the details is important in a general sense, the underlying idea is more important at this point. In even more detail, the difference here relates to a difference between so-called Deterministic Finite Automatons (DFAs) and Non-deterministic Finite Automatons (NFAs): we are dealing with and assume the former, whereas grep makes use of the latter (see, e.g., [4, Section 1.2]).

Example #1: regular expressions + grep → FSMs as recognisers

Example [4, Example 1.53]: if $\Sigma = \{'a', 'b', \ldots, 'z'\}$, then

grep -E '.*to+.*'
$$\equiv \left\{ s \mid s \text{ is a line read from stdin containing } a \text{ 't' followed by at least one 'o' character} \right\}$$

which can be realised using

```
1 forall lines X read from stdin do
      for i = 0 upto n - 1 do
      Q \leftarrow \delta(Q, X_i)
      if Q \in A then
       print line X to stdout
10
11 end
```

University of BRISTOL

Part 2.1: in practice, application (3)

Example #1: regular expressions + grep → FSMs as recognisers

Example [4, Example 1.53]: if $\Sigma = \{ 'a', 'b', ..., 'z' \}$, then

grep -E '.*to+.*'
$$\equiv \left\{ s \mid s \text{ is a line read from stdin containing a 't' followed by at least one 'o' character} \right\}$$

which can be realised using

```
void grep() {
    char X[ 1024 ];
    while( NULL != fgets( X, 1024, stdin ) ) {
      int n = strlen( X ), Q = start;
      if( X[ n - 1 ] == '\n' ) {
       X[n-1] = '\0'; n--;
      for( int i = 0; i < n; i++ ) {
       Q = delta[ Q ][ X[ i ] ];
      if( accept[ Q ] ) {
        fprintf( stdout, "%s\n", X );
18 }
19 }
```






Notes:

•	The example implementation in the grep example is a little simplistic, so the behaviour (and hence output) will differ versus use of grep itself. The technical reason for this is that we have ignored (or disallowed) backtracking: if the FSM accepts a 't' followed by something other than 'o' then it fails, but obviously this ignores the possibility that there might be another 't' later which is followed by 'o'. So the description might be better written as "s is a line read from stdin, where a) there is at least one 'o' character, and b) the first 't' character is followed by at least one 'o' character". We could try to capture that using a more complex transition function, but then the example
	becomes overly complex: although the details is important in a general sense, the underlying idea is more important at this point. In even more detail, the difference here relates to a difference between so-called Deterministic Finite Automatons (DFAs) and Non-deterministic Finite Automatons (NFAs): we are dealing with and assume the former, whereas grep makes use of the latter (see, e.g., [4, Section 1.2]).

. The example implementation in the grep example is a little simplistic, so the behaviour (and hence output) will differ versus use of grep itself. The technical reason for this is that we have ignored (or disallowed) backtracking: if the FSM accepts a 't' followed by something other than 'o' then it fails, but obviously this ignores the possibility that there might be another 't' later which is followed by 'o'. So the description might be better written as "s is a line read from stdin, where a) there is at least one 't' character, and b) the first 't' character is followed by at least one 'o' character". We could try to capture that using a more complex transition function, but then the example becomes overly complex: although the details is important in a general sense, the underlying idea is more important at this point. In even more detail, the difference here relates to a difference between so-called Deterministic Finite Automatons (DFAs) and Non-deterministic Finite Automatons (NFAs): we are dealing with and assume the former, whereas grep makes use of the latter (see, e.g., [4, Section 1.2]).

Part 2.1: in practice, application (4) Example #2: networked communication via TCP \leadsto FSMs as controllers

► Context:








Part 2.1: in practice, application (5)

Example #2: networked communication via TCP → FSMs as controllers

Example:







Part 2.1: in practice, application (6) Example #3: typical video game "loop" → FSMs as systems

► Context:



Algorithm

- reset the game state
 while ¬ game over do
- read control pad (e.g., check if button pressed) update game state (e.g., move player) produce graphics and/or sound

© Daniel Page (csdsp@bristol. Computer Architecture

University of BRISTOL

Part 2.1: in practice, application (6)

Example #3: typical video game "loop" → FSMs as systems

► Context:



Algorithm

1 $Q \leftarrow s$

while $Q \notin A$ do $X_i \leftarrow \text{control pad}$ $Q \leftarrow \delta(Q, X_i)$

 $\{\text{graphics, sound}\} \leftarrow \omega(Q)$

6 end

Notes:		


Notes:

Part 2.1: in practice, application (7) Example #3: typical video game "loop" → FSMs as systems

Example:

 $\begin{array}{ccc} \text{iterations of game loop} & \leadsto & \text{game tree} \\ & \simeq & \text{state space} \end{array}$

i.e.,



which is most obvious with respect to turn-based games (e.g., chess).

© Daniel Page (cdspthristol.acm.)
Computer Architecture

© Daniel Page (cdspthristol.acm.)
EM University of
BRISTOL git # b282dbb9 @ 2025-09-00

Part 2.2: in practice, implementation (1) Design framework

► Recall:

Definition

A (deterministic) Finite State Machine (FSM) is a tuple

$$C = (S, s, A, \Sigma, \Gamma, \delta, \omega)$$

including

- 1. S, a finite set of **states** that includes a **start state** $s \in S$,
- 2. $A \subseteq S$, a finite set of accepting states,
- 3. an **input alphabet** Σ and an **output alphabet** Γ ,
- 4. a transition function

 $\delta: S \times \Sigma \to S$

and

5. an output function

 $\omega:S\to\Gamma$

in the case of a Moore FSM, or

 $\omega: S \times \Sigma \to \Gamma$

in the case of a Mealy FSM,


noting an **empty** input denoted ϵ allows a transition that can *always* occur.

Notes:	
Notes:	

Notes:

Part 2.2: in practice, implementation (2) Design framework

► Concept:



Note that

- 1. the state is retained in a register (i.e., a group of latches, resp. flip-flops),
- 2. δ and ω are simply combinatorial logic,
- 3. within the current clock cycle
 - ω computes the output from the current state and input, and
 - δ computes the next state from the current state and input,
- 4. the next state is latched by an appropriate feature (i.e., level, resp. edge) in the clock

i.e., it's a *computer* we can *build*!

© Daniel Page (-sdspibristol.ac.uk)


Computer Architecture

© BRISTOL

git # b282dbb9 @ 2025-09-03

Part 2.2: in practice, implementation (3) Design framework


► Concept:



- Note that
 - 1. the state is retained in a register (i.e., a group of latches, resp. flip-flops),
 - 2. δ and ω are simply combinatorial logic,
 - 3. within the current clock cycle
 - $oldsymbol{\omega}$ computes the output from the current state and input, and
 - δ computes the next state from the current state and input,
 - 4. the next state is latched by an appropriate feature (i.e., level, resp. edge) in the clock


i.e., it's a computer we can build!





Part 2.2: in practice, implementation (4) Design framework


► Concept:





Part 2.2: in practice, implementation (5)
Design framework

► Concept:








Part 2.2: in practice, implementation (6) Design framework

► Concept: this *should* sound familar, because from




it now becomes clear that

- ▶ 2^n states, labelled S_0 through S_{2^n-1} ; state S_i represented as (unsigned) n-bit integer i, the start state is $s = S_0$ and there are no accepting states (so $A = \emptyset$),



► Concept: this *should* sound familar, because from



it now becomes clear that

• the δ function is


$$Q' \leftarrow \delta(Q, rst) = \begin{cases} Q+1 \pmod{2^n} & \text{if } rst = 0\\ 0 & \text{if } rst = 1 \end{cases}$$





Part 2.2: in practice, implementation (6) Design framework

► Concept: this *should* sound familar, because from




it now becomes clear that

• the ω function is $r \leftarrow \omega(Q) = Q$.




Part 2.2: in practice, implementation (7) Design framework


► Concept: this *should* sound familar, because from



it now becomes clear that


- 2ⁿ states, labelled S₀ through S_{2ⁿ-1}; state S_i represented as (unsigned) *n*-bit integer *i*,
 the start state is s = S₀ and there are no accepting states (so A = ∅),





Part 2.2: in practice, implementation (7) Design framework

► Concept: this *should* sound familar, because from



it now becomes clear that

• the δ function is

$$Q' \leftarrow \delta(Q, rst) = \begin{cases} Q+1 \pmod{2^n} & \text{if } rst = 0\\ 0 & \text{if } rst = 1 \end{cases}$$


Computer Architecture

University of BRISTOL

git # b282dbb9 @ 2025-09-03

Part 2.2: in practice, implementation (7) Design framework

► Concept: this *should* sound familar, because from



it now becomes clear that

• the ω function is $r \leftarrow \omega(Q) = Q$.





Part 2.2: in practice, implementation (8) Design process

▶ Concept to solve a concrete problem, we follow a (fairly) standard sequence of steps

Algorithm

- 1. Count the number of states required, and give each state an abstract label.
- 2. Describe the state transition and output functions using a tabular or diagrammatic approach.
- 3. Perform state assignment, i.e., decide how concrete values will represent the abstract labels, allocating appropriate register(s) to hold the state.
- 4. Express the functions δ and ω as (optimised) Boolean expressions, i.e., combinatorial logic.
- 5. Place the registers and combinatorial logic into the framework.

noting that it's common to

- include a **reset** input that (re)initialises the FSM into the start state,
- replace the accepting state(s) with an idle or error state since "halting" doesn't make sense in hardware, and
- use the FSM to control an associated data-path using the outputs, rather than (necessarily) solve some problem outright.

© Daniel Page (csdsp@bristol.ac.uk) Computer Architecture	University of BRISTOL	

git # b282dbb9 @ 2025-09-

Part 2.2: in practice, implementation (9) Design process

- ▶ Concept: we can optimise the state representation based on use of it, e.g.,
 - 1. a **binary encoding** represents the *i*-th of *n* states as a ($\lceil \log_2(n) \rceil$)-bit unsigned integer *i*, e.g.,

$$\begin{array}{cccc} S_{0} & \mapsto & \langle 0, 0, 0 \rangle \\ S_{1} & \mapsto & \langle 1, 0, 0 \rangle \\ S_{2} & \mapsto & \langle 0, 1, 0 \rangle \\ S_{3} & \mapsto & \langle 1, 1, 0 \rangle \\ S_{4} & \mapsto & \langle 0, 0, 1 \rangle \\ S_{5} & \mapsto & \langle 1, 0, 1 \rangle \end{array}$$

2. a **one-hot encoding** represents the *i*-th of *n* states as a sequence *X* such that $X_i = 1$ and $X_j = 0$ for $j \neq i$, e.g.,

$$\begin{array}{cccc} S_0 & \mapsto & \langle 1,0,0,0,0,0,0 \rangle \\ S_1 & \mapsto & \langle 0,1,0,0,0,0,0 \rangle \\ S_2 & \mapsto & \langle 0,0,1,0,0,0 \rangle \\ S_3 & \mapsto & \langle 0,0,0,1,0,0 \rangle \\ S_4 & \mapsto & \langle 0,0,0,0,1,0 \rangle \\ S_5 & \mapsto & \langle 0,0,0,0,0,1,1 \rangle \end{array}$$

noting that we have a larger state (i.e., n bits instead of $\lceil \log_2(n) \rceil$), but

- transition between states is easier, and
- switching behaviour (and hence power consumption) is reduced.

Notes:	
Materia	1
Notes:]
Notes:	
Notes:	
Notes:	7
Notes:	
Notes:	7
Notes:	

Part 2.2: in practice, implementation (10) Example #1: a modulo 6 ascending counter

Problem: design an FSM that acts as a cyclic counter modulo n = 6 (versus 2^n).





Part 2.2: in practice, implementation (10)

Example #1: a modulo 6 ascending counter

► Solution:

Algorithm (tabular)	Algorithm (diagram)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	start $ \begin{array}{c} S_0 \\ \downarrow \varepsilon \\ S_1 \\ \downarrow \varepsilon \\ S_2 \\ \downarrow \varepsilon \\ S_3 \\ \downarrow \varepsilon \\ S_4 \\ \downarrow \varepsilon \\ S_5 \\ \end{array} $

1 K	University

Notes:

• If n = 6 for example, then we want a component whose output r steps through values

with the modular reduction representing control behaviour (versus the uncontrolled counter that was cyclic by default).

• If n = 6 for example, then we want a component whose output r steps through values

Example #1: a modulo 6 ascending counter

► Solution:

there are 6 abstract labels

$$\begin{array}{cccc} S_0 & \mapsto & 0 \\ S_1 & \mapsto & 1 \\ S_2 & \mapsto & 2 \\ S_3 & \mapsto & 3 \\ S_4 & \mapsto & 4 \\ S_5 & \mapsto & 5 \end{array}$$

we can represent using 6 concrete values, e.g.,

$$\begin{array}{ccccc} S_0 & \mapsto & \langle 0,0,0 \rangle & \equiv & 000_{(2)} \\ S_1 & \mapsto & \langle 1,0,0 \rangle & \equiv & 001_{(2)} \\ S_2 & \mapsto & \langle 0,1,0 \rangle & \equiv & 010_{(2)} \\ S_3 & \mapsto & \langle 1,1,0 \rangle & \equiv & 011_{(2)} \\ S_4 & \mapsto & \langle 0,0,1 \rangle & \equiv & 100_{(2)} \\ S_5 & \mapsto & \langle 1,0,1 \rangle & \equiv & 101_{(2)} \end{array}$$

ightharpoonup since $2^3 = 8 > 6$, we can capture each of

1.
$$Q = \langle Q_0, Q_1, Q_2 \rangle \equiv$$
 the current state
2. $Q' = \langle Q'_0, Q'_1, Q'_2 \rangle \equiv$ the next state

in a 3-bit register (i.e., via 3 latches or flip-flops).



University of BRISTOL

git # b282dbb9 @ 2025-09-0

Part 2.2: in practice, implementation (10)

Example #1: a modulo 6 ascending counter

► Solution:

rewriting the abstract labels yields the following concrete truth table

				δ			ω	
Q_2	Q_1	Q_0	Q_2'	Q_1'	Q_0'	r_2	r_1	r_0
0	0	0	0	0	1	0	0	0
0	0	1	0	1	0	0	0	1
0	1	0	0	1	1	0	1	0
0	1	1	1	0	0	0	1	1
1	0	0	1	0	1	1	0	0
1	0	1	0	0	0	1	0	1
1	1	0	?	?	?	?	?	?
1	1	1	?	?	?	?	?	?

▶ note that our state assignment means r = Q, such that

$$r = \omega(Q) = Q$$

is basically just the identity function (so we'll ignore it).





202 # 1 0 0 2025 00



If $n = 6$ for exampl	e, then we	want a com	ponent whose	output r ste	ns through v	zalues

with the modular reduction representing control behaviour (versus the uncontrolled counter that was cyclic by default)


Notes:

• If n = 6 for example, then we want a component whose output r steps through values

Example #1: a modulo 6 ascending counter

► Solution:

the truth table can be translated into



b doing so yields the following Boolean expressions for δ :

$$Q_2' = \begin{pmatrix} & & Q_1 & \wedge & Q_0 & \end{pmatrix} \lor \\ \begin{pmatrix} & Q_2 & \wedge & & & \neg Q_0 & \end{pmatrix} \lor \\ Q_1' = \begin{pmatrix} & \neg Q_2 & \wedge & \neg Q_1 & \wedge & Q_0 & \end{pmatrix} \lor \\ \begin{pmatrix} & & Q_1 & \wedge & \neg Q_0 & \end{pmatrix} \lor \\ Q_0' = \begin{pmatrix} & & \neg Q_0 & \end{pmatrix}$$




git # b282dbb9 @ 2025-09-0

Part 2.2: in practice, implementation (10)

Example #1: a modulo 6 ascending counter

► Solution:







Notes:

 If n = 6 for example, then we want a component whose output r steps through


with the modular reduction representing control behaviour (versus the uncontrolled counter that was cyclic by default).

Notes:

• If n = 6 for example, then we want a component whose output r steps through values

Example #1: a modulo 6 ascending counter


► Solution:



Part 2.2: in practice, implementation (10)

Example #1: a modulo 6 ascending counter

► Solution:





University of BRISTOL

Notes:

If $n = 6$ for example	ple, then we	want a com	ponent whose	output r ster	s through values


with the modular reduction representing control behaviour (versus the uncontrolled counter that was cyclic by default).

Notes:

• If n = 6 for example, then we want a component whose output r steps through values

Example #1: a modulo 6 ascending counter

► Solution:







University of BRISTOL

Part 2.2: in practice, implementation (11)

Example #2: a modulo 6 ascending or decending counter, with cycle alert

- ▶ Problem: design an FSM that
 - 1. acts as a cyclic counter modulo n = 6 (versus 2^n),
 - 2. has an input *d* which selects between increment and decrement, and
 - 3. has an output *f* which signals when a cycle occurs.



• If n = 6 for example, then we want a component whose output r steps through values

0, 1, 2, 3, 4, 5, 0, 1, . . . ,

Notes:						
•	If n					

- = 6, for example, then


 - the output r steps through values $0, 1, 2, 3, 4, 5, 0, 1, \dots$ the output f = 1 iff. r = 5

- the output r steps through values $0, 5, 4, 3, 2, 1, 0, 5, \dots$ the output f = 1 iff. r = 0.

Example #2: a modulo 6 ascending or decending counter, with cycle alert

► Solution:

Algorithm (tabular)							
		Ö	5				
	Q	d=0	d = 1	r	d=0	d = 1	
	S_0	S_1	S_5	0	0	1	
	S_1	S_2	S_0	1 2	0	0	
	S_1 S_2 S_3 S_4 S_5	S_1 S_2 S_3 S_4 S_5 S_0	S_5 S_0 S_1 S_2 S_3 S_4	3	0	0	
	S_4	S_5	S_3	4	0	0	
	S_5	S_0	S_4	5	1	0	



University of BRISTOL

Part 2.2: in practice, implementation (11)

Example #2: a modulo 6 ascending or decending counter, with cycle alert

► Solution:

there are 6 abstract labels

$$\begin{array}{cccc} S_0 & \mapsto & 0 \\ S_1 & \mapsto & 1 \\ S_2 & \mapsto & 2 \\ S_3 & \mapsto & 3 \\ S_4 & \mapsto & 4 \\ S_5 & \mapsto & 5 \end{array}$$

we can represent using 6 concrete values, e.g.,

$$\begin{array}{ccccc} S_0 & \longmapsto & \langle 0,0,0 \rangle & \equiv & 000_{(2)} \\ S_1 & \longmapsto & \langle 1,0,0 \rangle & \equiv & 001_{(2)} \\ S_2 & \longmapsto & \langle 0,1,0 \rangle & \equiv & 010_{(2)} \\ S_3 & \longmapsto & \langle 1,1,0 \rangle & \equiv & 011_{(2)} \\ S_4 & \longmapsto & \langle 0,0,1 \rangle & \equiv & 100_{(2)} \\ S_5 & \longmapsto & \langle 1,0,1 \rangle & \equiv & 101_{(2)} \end{array}$$

ightharpoonup since $2^3 = 8 > 6$, we can capture each of

1.
$$Q = \langle Q_0, Q_1, Q_2 \rangle \equiv$$
 the current state
2. $Q' = \langle Q'_0, Q'_1, Q'_2 \rangle \equiv$ the next state

in a 3-bit register (i.e., via 3 latches or flip-flops).

University of BRISTOL

- If n = 6, for example, then

 - the output r steps through values $0,1,2,3,4,5,0,1,\ldots$ the output f=1 iff. r=5

 - the output r steps through values $0, 5, 4, 3, 2, 1, 0, 5, \dots$ the output f = 1 iff. r = 0.

- If n = 6, for example, then
 - - the output r steps through values 0, 1, 2, 3, 4, 5, 0, 1, ...the output f = 1 iff. r = 5

 - if d = 1
 - the output r steps through values $0, 5, 4, 3, 2, 1, 0, 5, \dots$ the output f = 1 iff. r = 0.

Example #2: a modulo 6 ascending or decending counter, with cycle alert

► Solution:

rewriting the abstract labels yields the following concrete truth table

				δ			ω			
d	Q ₂	Q_1	Q_0	Q_2'	Q'_1	Q'_0	r_2	r_1	r_0	f
0	0	0	0	0	0	1	0	0	0	0
0	0	0	1	0	1	0	0	0	1	0
0	0	1	0	0	1	1	0	1	0	0
0	0	1	1	1	0	0	0	1	1	0
0	1	0	0	1	0	1	1	0	0	0
0	1	0	1	0	0	0	1	0	1	1
0	1	1	0	?	?	?	?	?	?	?
0	1	1	1	?	?	?	?	?	?	?
1	0	0	0	1	0	1	0	0	0	1
1	0	0	1	0	0	0	0	0	1	0
1	0	1	0	0	0	1	0	1	0	0
1	0	1	1	0	1	0	0	1	1	0
1	1	0	0	0	1	1	1	0	0	0
1	1	0	1	1	0	0	1	0	1	0
1	1	1	0	?	?	?	?	?	?	?
1	1	1	1	?	?	?	?	?	?	?


University of BRISTOL

Part 2.2: in practice, implementation (11)

Example #2: a modulo 6 ascending or decending counter, with cycle alert

► Solution:

the truth table can be translated into



b doing so yields the following Boolean expressions for δ :



- If n = 6, for example, then

 - the output r steps through values $0, 1, 2, 3, 4, 5, 0, 1, \dots$ the output f = 1 iff. r = 5

 - the output r steps through values $0, 5, 4, 3, 2, 1, 0, 5, \dots$ the output f = 1 iff. r = 0.

- Notes:
- If n = 6, for example, then


 - the output r steps through values $0, 1, 2, 3, 4, 5, 0, 1, \dots$ the output f = 1 iff. r = 5

 - if d = 1
 - the output r steps through values $0, 5, 4, 3, 2, 1, 0, 5, \dots$ the output f = 1 iff. r = 0.

Example #2: a modulo 6 ascending or decending counter, with cycle alert

► Solution:

the truth table can be translated into



b doing so yields the following Boolean expressions for ω :


$$f = (\begin{array}{cccc} \neg d & \wedge & Q_2 & & \wedge & Q_0 \\ (& d & \wedge & \neg Q_2 & \wedge & \neg Q_1 & \wedge & \neg Q_0 \end{array}) \vee$$

University of BRISTOL

Part 2.2: in practice, implementation (11)

Example #2: a modulo 6 ascending or decending counter, with cycle alert

► Solution:



University of BRISTOL

Notes:


- If n = 6, for example, then

 - the output r steps through values $0, 1, 2, 3, 4, 5, 0, 1, \dots$ the output f = 1 iff. r = 5
 - - the output r steps through values $0, 5, 4, 3, 2, 1, 0, 5, \dots$ the output f = 1 iff. r = 0.

Notes: • If n = 6, for example, then the output r steps through values 0, 1, 2, 3, 4, 5, 0, 1, ... the output f = 1 iff. r = 5- if d = 1 the output r steps through values $0, 5, 4, 3, 2, 1, 0, 5, \dots$ the output f = 1 iff. r = 0.

Example #2: a modulo 6 ascending or decending counter, with cycle alert

► Solution:




University of BRISTOL

Part 2.2: in practice, implementation (11)

Example #2: a modulo 6 ascending or decending counter, with cycle alert

► Solution:







- If n = 6, for example, then

 - the output r steps through values $0, 1, 2, 3, 4, 5, 0, 1, \dots$ the output f = 1 iff. r = 5

 - the output r steps through values $0, 5, 4, 3, 2, 1, 0, 5, \dots$ the output f = 1 iff. r = 0.


- If n = 6, for example, then

 - the output r steps through values 0, 1, 2, 3, 4, 5, 0, 1, ... the output f = 1 iff. r = 5

 - if d = 1
 - the output r steps through values $0, 5, 4, 3, 2, 1, 0, 5, \dots$ the output f = 1 iff. r = 0.

Example #2: a modulo 6 ascending or decending counter, with cycle alert

► Solution:



© Daniel Page (*stephtistol.co.ii)

Computer Architecture

See University of
BRISTOL git # b282dbb9 @ 2025-09-03

Part 2.2: in practice, implementation (12) Example #3: a loop counter

- ▶ Problem: design an FSM that
 - 1. replicates the behaviour of a controlled loop counter, e.g., i within a C-style for loop such as


```
for( int i = m; i < n; i++ ) {
    ...
}</pre>
```

2. has an interface that allows signalling for

the start of iteration \equiv so i = mthe end of iteration \equiv when i = n

University of BRISTOL

focused wlog. on 4-bit values of i, m, and n.



Notes:		

Part 2.2: in practice, implementation (13) Example #3: a loop counter

Design:

- ightharpoonup given a user C_1 of some component C_2 , how does
 - \triangleright C_2 know when to start computation (e.g., when any input x is available), and
 - $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
 - 3. ...






Part 2.2: in practice, implementation (13)

Example #3: a loop counter

► Design:

- given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
- $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
- 3. ...
- **Example:**








- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- 2. When the number of steps C_2 takes is variable: even if C_2 and C_1 are synchronised, the latter still needs some way to tell when the former has completed a given computation.
- · The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C₂ finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
 - C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
 - C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
 - C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
 - Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C_2 takes is variable: even if C_2 and C_1 are synchronised, the latter still needs some way to tell when the former has completed a given computation.
- · The diagrammatic example can be explained as follows
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C₂ finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
- C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
- C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
- C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
- Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

Part 2.2: in practice, implementation (13) Example #3: a loop counter

Design:

- \triangleright given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
 - $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
 - 3. ...
- Example:








git # b282dbb9 @ 2025-09-03

Part 2.2: in practice, implementation (13)

Example #3: a loop counter

Design:

- given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
- $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
- 3. ...
- **Example:**







Notes:


- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- 1. When C2 and C1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C₂ takes is variable: even if C₂ and C₁ are synchronised, the latter still needs some way to tell when the former has completed a given computation.
- · The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C2 finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
- C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
- C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
- C1 notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished
- Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- 1. When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C₂ takes is variable: even if C₂ and C₁ are synchronised, the latter still needs some way to tell when the former has
 completed a given computation.
- The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available.
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C2 finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
 - C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
 - C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
- C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
 Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

Part 2.2: in practice, implementation (13) Example #3: a loop counter

Design:

- ightharpoonup given a user C_1 of some component C_2 , how does
 - \triangleright C_2 know when to start computation (e.g., when any input x is available), and
 - $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
 - 3. ...
- **Example:**








Part 2.2: in practice, implementation (13)

Example #3: a loop counter

► Design:

- ightharpoonup given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
- $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
 - 3. ...
- **Example:**








- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- 2. When the number of steps C_2 takes is variable: even if C_2 and C_1 are synchronised, the latter still needs some way to tell when the former has completed a given computation.
- · The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C₂ finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
- C1 notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
- C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
- C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
- Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C_2 takes is variable: even if C_2 and C_1 are synchronised, the latter still needs some way to tell when the former has completed a given computation.
- · The diagrammatic example can be explained as follows
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C₂ finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
 - C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
 - C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
 - C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
- Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

Design:

- ightharpoonup given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
 - $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
 - 3. ...
- Example:








git # b282dbb9 @ 2025-09-03

Part 2.2: in practice, implementation (13)

Example #3: a loop counter

Design:

- given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
- C_1 know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
- 3. ...
- **Example:**








Notes:

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- 1. When C2 and C1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C₂ takes is variable: even if C₂ and C₁ are synchronised, the latter still needs some way to tell when the former has completed a given computation.
- · The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C2 finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
 - C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
 - C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
 - C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
 - Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- 1. When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C₂ takes is variable: even if C₂ and C₁ are synchronised, the latter still needs some way to tell when the former has
 completed a given computation.
- The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C₂ notices the change to (e.g., positive edge on) req and concludes that the inputs are available.
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C2 finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
 - C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
 - C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
- C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
 Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

Design:

- ightharpoonup given a user C_1 of some component C_2 , how does
 - \triangleright C_2 know when to start computation (e.g., when any input x is available), and
 - $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
 - 3. ...
- **Example:**




University of BRISTOI

Part 2.2: in practice, implementation (13)

Example #3: a loop counter

► Design:

- ightharpoonup given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
- $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
- 3. ...
- **Example:**








- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- 2. When the number of steps C_2 takes is variable: even if C_2 and C_1 are synchronised, the latter still needs some way to tell when the former has completed a given computation.
- · The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C₂ finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
- C1 notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
- C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
- C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
- Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C_2 takes is variable: even if C_2 and C_1 are synchronised, the latter still needs some way to tell when the former has completed a given computation.
- · The diagrammatic example can be explained as follows
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C₂ finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
- C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
- C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
- C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
- Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

Design:

- ightharpoonup given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
 - $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
 - 3. ...
- Example:



© Daniel Page (csdsp@bristol.ac.t Computer Architecture University of BRISTOI


git # b282dbb9 @ 2025-09-03

Part 2.2: in practice, implementation (13)

Example #3: a loop counter

► Design:

- given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
- C_1 know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
- 3. ...
- **Example:**








Notes:

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- 1. When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C₂ takes is variable: even if C₂ and C₁ are synchronised, the latter still needs some way to tell when the former has completed a given computation.
- · The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C2 finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
- C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
- C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
- C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
- Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- 1. When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C₂ takes is variable: even if C₂ and C₁ are synchronised, the latter still needs some way to tell when the former has
 completed a given computation.
- The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C₂ notices the change to (e.g., positive edge on) req and concludes that the inputs are available.
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C2 finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
 - C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
 - C₂ notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
- C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
 Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

Design:

- ightharpoonup given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
 - $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
 - 3. ...
- Example:



© Daniel Page (csdsp@bristol.ac. Computer Architecture University of BRISTOL


git # b282dbb9 @ 2025-09-03

Part 2.2: in practice, implementation (13)

Example #3: a loop counter

► Design:

- given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
- C_1 know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a control protocol, e.g., via additional req (or request) and ack (or acknowledge) signals,
 - 3. ...
- Example:








Notes:

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- 1. When C2 and C1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C₂ takes is variable: even if C₂ and C₁ are synchronised, the latter still needs some way to tell when the former has completed a given computation.
- · The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C₂ finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
 - C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
 - C₂ notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
 - C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
 - Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- 1. When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C₂ takes is variable: even if C₂ and C₁ are synchronised, the latter still needs some way to tell when the former has
 completed a given computation.
- The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available.
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C2 finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
 - C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
 - C₂ notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
 C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
 - Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be.

Design:

- ightharpoonup given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
 - $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a control protocol, e.g., via additional req (or request) and ack (or acknowledge) signals,
 - 3. ...
- Example:



© Daniel Page (csdsp@bristol.ac Computer Architecture University of BRISTOL


git # b282dbb9 @ 2025-09-03

Part 2.2: in practice, implementation (13)

Example #3: a loop counter

► Design:

- given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
- C_1 know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
- 3. ...
- **Example:**








Notes:

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- 1. When C2 and C1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C₂ takes is variable: even if C₂ and C₁ are synchronised, the latter still needs some way to tell when the former has completed a given computation.
- · The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C₁ wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C₂ notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C₂ finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
 - C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
 - C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
 - C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
 - Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- 1. When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C₂ takes is variable: even if C₂ and C₁ are synchronised, the latter still needs some way to tell when the former has
 completed a given computation.
- The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available.
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C₂ finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
- C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
- C₂ notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
 C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
- Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be.

Design:

- ightharpoonup given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
 - $ightharpoonup C_1$ know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
 - 3. ...
- Example:



© Daniel Page (csdsp@bristol.ac Computer Architecture University of BRISTOL


git # b282dbb9 @ 2025-09-03

Part 2.2: in practice, implementation (13)

Example #3: a loop counter

► Design:

- given a user C_1 of some component C_2 , how does
 - $ightharpoonup C_2$ know when to start computation (e.g., when any input x is available), and
- C_1 know when computation has finished (e.g., when any output r = f(x) is available).
- we could implement an the interface which
 - 1. uses a shared clock signal to synchronise events,
 - 2. uses a **control protocol**, e.g., via additional *req* (or **request**) and *ack* (or **acknowledge**) signals,
- 3. ...
- **Example:**








Notes:

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- 1. When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C₂ takes is variable: even if C₂ and C₁ are synchronised, the latter still needs some way to tell when the former has completed a given computation.
- · The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C₂ finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
 - C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
 - C2 notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
 - C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
 - Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be.

- . A shared clock might seem the ideal option, but there are (at least) two scenarios where it doesn't work out so well:
- 1. When C_2 and C_1 are physically separate: distribution of a synchronised clock will be significantly hard(er). and
- When the number of steps C₂ takes is variable: even if C₂ and C₁ are synchronised, the latter still needs some way to tell when the former has
 completed a given computation.
- The diagrammatic example can be explained as follows:
 - Initially, req = 0 and ack = 0.
 - At some point, C1 wants to start a computation. It proceeds by 1) driving values onto any inputs (e.g., x) then 2) changing req from 0 to 1.
 - C2 notices the change to (e.g., positive edge on) req and concludes that the inputs are available
 - C₂ computes the outputs from the inputs (e.g., r = f(x)).
 - At some point, C2 finishes the computation. It proceeds by 1) driving values onto any outputs (e.g., r) then 2) changing ack from 0 to 1.
 - C₁ notices the change to (e.g., positive edge on) ack and concludes that the outputs are available. It proceeds by 1) storing any outputs ready for subsequent use, then 2) changing req from 1 to 0.
 - C₂ notices the change to (e.g., negative edge on) req and concludes that the interaction is finished. It proceeds by changing ack from 1 to 0.
 C₁ notices the change to (e.g., negative edge on) ack and concludes that the interaction is finished.
 - Since both req and ack are 0 again, the module and user are ready to engage in successive interactions if/when need be.

Design:




i.e., the design is *itself* the combination of

- a data-path, of computational and/or storage components, and
 a control-path, that tells components in the data-path what to do and when to do it, with the latter more overtly realised using an FSM.

University of BRISTOL


Part 2.2: in practice, implementation (14) Example #3: a loop counter

Design:



i.e., the design is *itself* the combination of


- a data-path, of computational and/or storage components, and
 a control-path, that tells components in the data-path what to do and when to do it, with the latter more overtly realised using an FSM.








► Solution: the data-path.





Part 2.2: in practice, implementation (15) Example #3: a loop counter

► Solution: the data-path.





Notes:

- The general structure here is the same as the previous, uncontrolled counter example: for example there is 1) there is still a register to store the current counter state, 2) there is still have an adder, but 3) there is also now a multiplexer to decide between several options for the next state.
- $\bullet \quad \text{Some of the inputs (e.g., Q) and outputs (e.g., cmp) shown need to be considered in combination with the control-path. For example, it $d = 1$ is the control-path of the inputs (e.g., Q) and outputs (e.g., cmp) shown need to be considered in combination with the control-path. For example, it $d = 1$ is the control-path of the inputs (e.g., Q) and outputs (e.g., cmp) shown need to be considered in combination with the control-path. For example, it $d = 1$ is the control-path of the inputs (e.g., Q) and outputs (e.g., cmp) shown need to be considered in combination with the control-path. For example, it $d = 1$ is the control-path of th$ should now be clear that
 - 1. if $Q = \langle 0, 0 \rangle \mapsto S_{wait}$, then the multiplexer updates the output register with 0,
- 2. if $Q = \langle 1, 0 \rangle \mapsto S_{init}$ then the multiplexer updates the output register with m, i.e., the initial counter value,
- 3. if $Q = \langle 0, 1 \rangle \mapsto S_{step}$ then the multiplexer updates the output register with i+1, i.e., the incremented counter value produced by the adder,
- if Q = ⟨1, 1⟩ → S_{done} then the multiplexer updates the output register with i, i.e., the current counter value.

Likewise, it should be clear that

$$cmp = \begin{cases} 0 & \text{if } i < n \\ 1 & \text{if } i \ge n \end{cases}$$

which controls the transition from S_{step} into S_{done}

- The general structure here is the same as the previous, uncontrolled counter example: for example there is 1) there is still a register to store the current counter state, 2) there is still have an adder, but 3) there is also now a multiplexer to decide between several options for
- Some of the inputs (e.g., Q) and outputs (e.g., cmp) shown need to be considered in combination with the control-path. For example, it should now be clear that
- 1. if $Q = \langle 0, 0 \rangle \mapsto S_{wait}$, then the multiplexer updates the output register with 0,
- 2. if $Q = \langle 1, 0 \rangle \mapsto S_{init}$ then the multiplexer updates the output register with m, i.e., the initial counter value,
- 3. if $Q = \langle 0, 1 \rangle \mapsto S_{step}$ then the multiplexer updates the output register with i + 1, i.e., the incremented counter value produced by the adder,
- if Q = ⟨1, 1⟩ → S_{done} then the multiplexer updates the output register with i, i.e., the current counter value.


Likewise, it should be clear that

$$cmp = \begin{cases} 0 & \text{if } i < n \\ 1 & \text{if } i \ge n \end{cases}$$

which controls the transition from S_{step} into S_{done}

Solution: the control-path.

Algorithm (tabular)									
		8	5	(υ				
	Q	Ç	2'	a	ck				
		cmp = 0	cmp = 1	cmp = 0	cmp = 1				
(S_{wait}	S_{wait}	S_{wait}	0	0				
#22 – 0	S_{init}	S_{wait}	S_{wait}	0	0				
req = 0	S_{step}	S_{wait}	S_{wait}	0	0				
(S_{done}	S_{wait}	S_{wait}	1	1				
(S_{wait}	S_{init}	S_{init}	0	0				
mag = 1	S_{init}	S_{step}	S_{step}	0	0				
req = 1	S_{step}	S_{done}	S_{step}	0	0				
(S_{done}	S_{done}	S_{done}	1	1				



Notes:

i.e.,

- in S_{wait} it waits for req = 1,
- ightharpoonup in S_{init} it uses any input to initialise itself (e.g., setting the initial loop counter value),
- ightharpoonup in S_{step} it performs an iteration of the loop, and
- in S_{done} it waits for req = 0 while setting ack = 1.

University of BRISTOL

Part 2.2: in practice, implementation (16) Example #3: a loop counter

- ► Solution: the control-path.
 - ▶ there are 4 abstract labels

$$\begin{array}{ccc} S_{wait} & \mapsto & 0 \\ S_{init} & \mapsto & 1 \\ S_{step} & \mapsto & 2 \\ S_{done} & \mapsto & 3 \end{array}$$

we can represent using 4 concrete values, e.g.,

$$S_{wait} \mapsto \langle 0, 0 \rangle \equiv 00_{(2)}$$


 $S_{init} \mapsto \langle 1, 0 \rangle \equiv 01_{(2)}$
 $S_{step} \mapsto \langle 0, 1 \rangle \equiv 10_{(2)}$
 $S_{done} \mapsto \langle 1, 1 \rangle \equiv 11_{(2)}$

ightharpoonup since $2^2 = 4$, we can capture each of

1.
$$Q = \langle Q_0, Q_1 \rangle \equiv$$
 the current state

2. $\widetilde{Q}' = \langle \widetilde{Q}'_0, \widetilde{Q}'_1 \rangle \equiv \text{ the next state}$

in a 2-bit register (i.e., via 2 latches or flip-flops).





- ► Solution: the control-path.
 - rewriting the abstract labels yields the following concrete truth table

				δ		ω
req	стр	Q_1	Q_0	Q_1'	Q_0'	ack
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	0
0	0	1	1	0	0	1
0	1	0	0	0	0	0 1 0
0	1 1	0	1	0	0	0
0	1	1	0 1	0	0	0
0 0 0 0 0 0 0 0 0	1 1	1	1	0	0	0 1 0
1	0	0	0	0	1	0
1	0	0	1	1	0	0
1 1 1 1	0	1	0	1	1	
1	0	1	1	1	1	0 1 0
1	1 1	1 0	0	0	1	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	1	1	1

© Daniel Page (
Compu	ter Architecture	

University of BRISTOL

Part 2.2: in practice, implementation (16) Example #3: a loop counter

- ► Solution: the control-path.
 - the truth table can be translated into

					Ę	Q_1	Q_1
Q_0							Q_0
	Q	1	00	01	11	10	Q'_{0} 00 01 11 10
	_ (00	0	0	5 0	4 0	00 0 0 5 4
сип	,T (01	2 0	3 0	₇ 0	0	capp 01 01 0 0 0 0 0
rea		11	10	1	1 1	1	req 11 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	1	10	_s 0	1	₃ 1	1 1	10 1 0 1 1 1

b doing so yields the following Boolean expressions for δ :



Notes:		

- ► Solution: the control-path.
 - the truth table can be translated into

			Ç	0	21
	ack	00	01	11	10
	00	0	1 0	1	4 0
стр	01	2 0	3 0	, 1	6
req	11	10	110	1 1	14
	10	_s 0	9 0	₃ 1	12

b doing so yields the following Boolean expressions for ω :


$$ack = Q_1 \wedge Q_0$$


© Daniel Pag	
Comp	outer Architecture

Part 2.2: in practice, implementation (17)

Example #3: a loop counter

- ► Use-case:
 - we want(ed) to implement a bit-serial multiplier, i.e.,





- we *did* have the data-path,we *didn't* have the control-path.






Notes:	

Notes:			

► Use-case:

we now have the loop counter implemented, i.e.




- the remaining challenge is integration, e.g., specifying
 - any additional data-path components required, and
 - how loop counter (the control-path) controls them so we end up with a bit-serial multiplier.



Part 2.2: in practice, implementation (18) Example #3: a loop counter


► Use-case:

we now have the loop counter implemented, i.e.



- the remaining challenge is integration, e.g., specifying
 - any additional data-path components required, and
 - how loop counter (the control-path) controls them so we end up with a bit-serial multiplier.





Part 2.2: in practice, implementation (19) Example #4: a traffic light controller

- ▶ Problem: design an FSM that controls two sets of UK-style traffic lights:
 - the traffic lights are at the intersection is between a main road and an access road,
 - they should stop cars crashing into each other, displaying
 - green on main road and red on access road, then
 - amber on main road and red on access road, then
 - red on main road and amber on access road, then
 - red on main road and green on access road, then
 - red on main road and amber on access road, then
 - amber on main road and red on access road,

and then cycle, and

- they should allow use of an emergency stop button, which
 - forces red on both main and access roads while pushed, then
 - reset the system into an initial start state when released.






git # b282dbb9 @ 2025-09-03

Part 2.2: in practice, implementation (19)

Example #4: a traffic light controller

► Solution:

Al	Algorithm (tabular)												
	δ ω												
	Q	Ç	<u>)</u>	M_g	M_a			$\overline{A_a}$	$\overline{A_r}$				
		rst = 0	rst = 1				0						
	S_0	S_1	S_6	1	0	0	0	0	1				
	S_1	S_2	S_6	0	1	0	0	0	1				
	S_2	S_3	S_6	0	0	1	0	1	0				
	S_3	S_4	S_6	0	0	1	1	0	0				
	S_4	S ₃ S ₄ S ₅	S_6	0	0	1	0	1	0				
	S_0 S_1 S_2 S_3 S_4 S_5	S_0	S ₆	0	1	0	0	0	1				
	S_6	S_0	S_6	0	0	1	0	0	1				







Notes:	
Votes:	
•	

Part 2.2: in practice, implementation (19) Example #4: a traffic light controller

► Solution:

▶ there are 7 abstract labels

we can represent using 7 concrete values, e.g.,

ightharpoonup since $2^3 = 8 > 7$, we can capture each of

1.
$$Q = \langle Q_0, Q_1, Q_2 \rangle \equiv$$
 the current state
2. $Q' = \langle Q'_0, Q'_1, Q'_2 \rangle \equiv$ the next state

University of BRISTOL

in a 3-bit register (i.e., via 3 latches or flip-flops).



Notes:

Part 2.2: in practice, implementation (19) Example #4: a traffic light controller

► Solution:

rewriting the abstract labels yields the following concrete truth table

				δ ω								
rst	Q_2	Q_1	Q_0	Q_2'	Q_1'	Q_0'	M_g	M_a	M_r	A_g	A_a	A_r
0	0	0	0	0	0	1	1	0	0	0	0	1
0	0	0	1	0	1	0	0	1	0	0	0	1
0	0	1	0	0	1	1	0	0	1	0	1	0
0	0	1	1	1	0	0	0	0	1	1	0	0
0	1	0	0	1	0	1	0	0	1	0	1	0
0	1	0	1	0	0	0	0	1	0	0	0	1
0	1	1	0	0	0	0	0	0	1	0	0	1
0	1	1	1	?	?	?	?	?	?	?	?	?
1	0	0	0	1	1	0	1	0	0	0	0	1
1	0	0	1	1	1	0	0	1	0	0	0	1
1	0	1	0	1	1	0	0	0	1	0	1	0
1	0	1	1	1	1	0	0	0	1	1	0	0
1	1	0	0	1	1	0	0	0	1	0	1	0
1	1	0	1	1	1	0	0	1	0	0	0	1
1	1	1	0	1	1	0	0	0	1	0	0	1
1	1	1	1	?	?	?	?	?	?	?	?	?

Notes:	






Part 2.2: in practice, implementation (19) Example #4: a traffic light controller

► Solution:

the truth table can be translated into




b doing so yields the following Boolean expressions for δ :

Part 2.2: in practice, implementation (19)

Example #4: a traffic light controller

► Solution:

the truth table can be translated into



b doing so yields the following Boolean expressions for δ :







Notes:		

Conclusions

► Take away points:

- FSMs are abstract computational models, but we can used them to solve concrete problems, e.g.,
 - recognisers,
 - controllers,

 - specifications: like an algorithm, but more easily able to cater for asynchronous events.
- 2. The "killer application" of FSMs for *us* is as a general-purpose way to realise controlled step-by-step forms of computation.
- 3. Clearly more complex problem \Rightarrow more complex solution, *but*
 - same framework and process (both conceptual, and practical),
 - same components (e.g., interface, implementation; data-path, control-path),

so difference is (arguably) creativity re. design.





git # b282dbb9 @ 2025-09-0

Additional Reading

- Wikipedia: Finite State Machine (FSM). URL: https://en.wikipedia.org/wiki/Finite-state_machine.
- D. Page. "Chapter 2: Basics of digital logic". In: A Practical Introduction to Computer Architecture. 1st ed. Springer, 2009.
- M. Sipster. "Chapter 1: Regular languages". In: Introduction to the Theory of Computation. 2nd ed. Thomson Course Technology, 2006.

Notes:
Notes
Notes:



References

[1]	Wikipedia: Finite State Machine (FSM). u	rk: https://en.wikipedia.org/wiki/Fini	te-state_machine (see p. 207).
[2]	D. Page. "Chapter 2: Basics of digital lep. 207).	ogic". In: A Practical Introduction to Computer	Architecture. 1st ed. Springer, 2009 (see
[3]	M. Sipster. "Chapter 1: Regular langua 2006 (see p. 207).	iges". In: Introduction to the Theory of Compute	ation. 2nd ed. Thomson Course Technology
[4]	M. Sipster. Introduction to the Theory of	Computation. 2nd ed. Thomson Course Tech	nology, 2006 (see pp. 5, 33-56).
	© Daniel Page (csdsp@bristol.ac.uk)	™ University of	
	Computer Architecture	University of BRISTOL	git # b282dbb9 @ 2025-09-03

Notes:		