Computer Architecture

Daniel Page

Department of Computer Science, University Of Bristol, Merchant Venturers Building, Woodland Road, Bristol, BS8 1UB. UK. ⟨csdsp@bristol.ac.uk⟩

September 5, 2025

Keep in mind there are *two* PDFs available (of which this is the latter):

- 1. a PDF of examinable material used as lecture slides, and
- 2. a PDF of non-examinable, extra material:
 - the associated notes page may be pre-populated with extra, written explaination of material covered in lecture(s), plus

 anything with a "grey'ed out" header/footer represents extra material which is
 - useful and/or interesting but out of scope (and hence not covered).

Notes.		
1		
1		
1		
Notes:		

▶ Agenda: recalling that COMS10015 comprises 3 high-level themes, i.e.,

Theme #1 \Rightarrow "from Mathematics and Physics to digital logic"

Theme #2 ⇒ "from digital logic to computer processors"

Theme #3 \Rightarrow "from computer processors to software applications"

the aim is to summarise (or wrap-up), by

- 1. looking *backward* \Rightarrow what we *have done* in TB1
- 2. looking *forward* \Rightarrow what we *will do* in TB2

© Daniel Page (csdsp@bristol.ac.uk)

Computer Architecture

University of BRISTOL

git # b282dbb9 @ 2025-09-03

Unit summary (1)

Looking backward, low-level perspective: arc #1 = "no remaining magic between abstract and concrete computation"

$$r = f(x,y) = x \land y$$

$$r = f(x,y) = (x \overline{\land} y) \overline{\land} (x \overline{\land} y)$$

$$x \rightarrow \overline{\land}$$

$$x \rightarrow \overline{\rightarrow}$$


$$x$$

Notes:		

Notes:			

Unit summary (1)

Looking backward, low-level perspective: arc #1 = "no remaining magic between abstract and concrete computation"




Unit summary (1)

University of BRISTOL

git # b282dbb9 @ 2025-09-03

Looking backward, low-level perspective: arc #1 = "no remaining magic between abstract and concrete computation"




Notes:		

Notes:			

Unit summary (2)

Looking backward, low-level perspective: arc #2 = "progressively more involved versions of addition"



© Daniel Page (csdsp@bristol.ac.)


Computer Architecture

University of BRISTOL

git # b282dbb9 @ 2025-09-03

Unit summary (3)

Looking backward, high-level perspective



Notes:		

Notes:		

Unit summary (3) Looking backward, high-level perspective

		Theory (data structures and algorithms)	
		:	software
			J
		Instruction Set Architecture (ISA)	← interface
)
		Micro-architecture	
			hardware
		Digital (micro-)electronics	
)	
Boolean algebra, integer representation and arithmetic	(1)	Theory (Mathematics and Physics)	

© Daniel Page (csdsp@bristol.a Computer Architecture University of BRISTOL

Unit summary (3) Looking backward, high-level perspective

		Theory	
		(data structures and algorithms)	
		:	software
			J
		Instruction Set Architecture (ISA)	← interface
)
		Micro-architecture	
Transistors Combinatorial (or stateless) logic, Karnaugh maps	2 2	Digital (micro-)electronics	hardware
Boolean algebra, integer representation and arithmetic Semi-conductors	1 2	Theory (Mathematics and Physics)	J

Notes:		

Notes:		

Unit summary (3) Looking backward, high-level perspective

	Theory	
	(data structures and algorithms)	
	,	
	÷	software
		J
	Instruction Set Architecture (ISA)	⊢ interface
)
	Micro-architecture	
(2) (3) (3)	Digital (micro-)electronics	hardware
(1) (2) (3)	Theory (Mathematics and Physics)	•
	1 2	Instruction Set Architecture (ISA) Micro-architecture Digital (micro-)electronics Theory

© Daniel Page (csdsp@bristol. Computer Architecture University of BRISTOL

Unit summary (3)
Looking backward, high-level perspective

		Theory (data structures and algorithms)	
		:	software
		Instruction Set Architecture (ISA)	- interface
]
Control- and data-paths, fetch-decode-execute cycle, design paradigms	4	Micro-architecture	
Transistors Combinatorial (or stateless) logic, Karnaugh maps Sequential (or stateful) logic Memory cells, devices	(2) (3) (3)	Digital (micro-)electronics	hardware
Boolean algebra, integer representation and arithmetic Semi-conductors FSMs RMs	1 2 3 4	Theory (Mathematics and Physics)	

Notes:	
TOTAL	
Notes:	

Unit summary (4) Looking forward

- ▶ ... yet to come, in TB2:
 - 1. Instruction Set Architecture (ISAs):
 - instruction set design: instruction classes; addressing modes; instruction encoding and decoding
 - real-world examples: ARMv7-A
 - 2. micro-architecture (revisited):
 - pipelined instruction execution
 - von Neumann bottleneck, memory hierarchy; cache memories
 - 3. (system) software:
 - development tools: assembly language; assembly and linkage processes; debuggers; compilers
 - support for structured programming (e.g., function calls)
 - support for operating systems: interrupts; protection; virtual memory
 - 4. ...

© Daniel Page (csdsp@bristol.ac.uk)

Computer Architecture



git # b282dbb9 @ 2025-09-03

Conclusions

- ► Take away points: *hopefully*, TB1 has delivered
 - 1. some understanding,
 - ▶ Boolean algebra; integer representation and arithmetic
 - physical design of logic components (e.g., logic gates from transistors)
 - use of combinatorial logic components (e.g., Karnaugh maps)
 - use of sequential logic components (e.g., state machines)
 - processor paradigms: counter, accumulator, stack, and register machines; von Neumann vs. Harvard architecture; RISC vs. CISC
 - **...**
 - 2. some *skills*,
 - Verilog-based modelling and simulation of digital logic
 - 3. some *experience*,
 - hierarchical design (via abstraction, and "understand-design-implement" ethos)
 - debugging strategies
 - ▶ ..

which will be further extended and enhanced by TB2.

Nister		
Notes:		
Notes:		



Notes:			