

- **Problem:** an n -bit register based on latches (resp. flip-flops) is limited in that
1. each latch (resp. flip-flop) in the register needs a relatively large number of transistors, which limits the viable capacity (i.e., n), and
 2. the register is not addressable, i.e.,
 - an **address** (or **index**) allows dynamic rather than static reference to some stored datum, so
 - by analogy, in a C program

Listing

```

1  int A0, A1, A2, A3;
2
3  A0 = 0;
4  A1 = 0;
5  A2 = 0;
6  A3 = 0;
```


Listing

```

1  int A[ 4 ];
2
3  A[ 0 ] = 0;
4  A[ 1 ] = 0;
5  A[ 2 ] = 0;
6  A[ 3 ] = 0;
```

we *have* the left-hand side, but we *want* the right-hand side.

- **Solution:** a **memory** component, i.e.,



such that

- MEM has a capacity of $n = 2^{n'}$ addressable words, and
- each such word is w bits.

► Agenda:

1. memory *cells*,
2. memory *devices*,

noting there are various ways to classify memories, e.g.,

1. volatility:
 - **volatile**, meaning the content is lost when the component is powered-off, or
 - **non-volatile**, meaning the content is retained even after the component is powered-off.
2. interface type:
 - **synchronous**, where a clock or pre-determined timing information synchronises steps, or
 - **asynchronous**, where a protocol synchronises steps.
3. access type:
 - random versus constrained (e.g., sequential) access to content,
 - **Random Access Memory (RAM)** which we can read from *and* write to, and
 - **Read Only Memory (ROM)** which, as suggested by the name, supports reads only.
4. ...


but we'll focus exclusively on a volatile, synchronous RAM.

An Aside: some history



- ▶ The EDSAC used **delay line** memory, where the rough idea is:
 - ▶ Each “line” is a tube of mercury (or something else in which sound waves propagate fairly slowly).
 - ▶ Put a speaker at one end to store sound waves into the line, and a microphone at the other to read them out.
 - ▶ Values are stored in the sense the corresponding waves take time to propagate; when they get to one end they are either replaced or fed back into the other.
- ▶ This is **sequential access** (cf. **random access**): you need to *wait* for the data you want to appear!

An Aside: some history



- ▶ The Whirlwind used **magnetic-core** memory, where the rough idea is:
 - ▶ The memory is a matrix of small magnetic rings, or “cores”, which can be magnetically polarised to store values.
 - ▶ Wires are threaded through the cores to control them, i.e., to store or read values.
 - ▶ The magnetic polarisation is retained, so core memory is non-volatile!
- ▶ You might still hear main memory termed **core memory** (cf. **core dump**) which is a throw-back to this technology.

https://en.wikipedia.org/wiki/File:Project_Whirlwind_-_core_memory,_circa_1951_-_detail_1.JPG

Part 1: memory cells (1)

Comparison

Static RAM (SRAM) is

- ▶ manufacturable in lower densities (i.e., smaller capacity),
- ▶ more expensive to manufacture,
- ▶ fast(er) access time (resp. lower access latency),
- ▶ easy(er) to interface with,
- ▶ ideal for latency-optimised contexts, e.g., as cache memory.

Comparison


Dynamic RAM (DRAM) is

- ▶ manufacturable in higher densities (i.e., larger capacity),
- ▶ less expensive to manufacture,
- ▶ slow(er) access time (resp. higher access latency),
- ▶ hard(er) to interface with,
- ▶ ideal for capacity-optimised contexts, e.g., as main memory.

Part 1: memory cells (2)

An SRAM cell

Circuit




► Idea:

- internally, the cell is essentially two NOT gates,
- bl and $\neg bl$ are the **bit lines** (via which the state is accessed),
- wl is the **word line** (which controls access to the state),
- a “6T SRAM cell” requires 6 transistors (cf. ~ 20 or so for a D-type latch).

Part 1: memory cells (2)

An SRAM cell

Circuit




► Idea:

- internally, the cell is essentially two NOT gates,
- bl and $\neg bl$ are the **bit lines** (via which the state is accessed),
- wl is the **word line** (which controls access to the state),
- a “6T SRAM cell” requires 6 transistors (cf. ~ 20 or so for a D-type latch).

Part 1: memory cells (3)

A DRAM cell

Circuit



- ▶ **Idea:**
 - ▶ internally, the cell is essentially one transistor and one capacitor,
 - ▶ *bl* is the **bit line** (via which the state is accessed),
 - ▶ *wl* is the **word line** (which controls access to the state),
 - ▶ the capacitor
 1. discharges and charges (relatively) slowly,
 2. discharges when the cell is read, *and* also over time even if it's not read; this implies a need to **refresh** it.

Part 2: memory cells $\leadsto$ memory devices (1)

► **Concept:** a **memory device** is constructed from (roughly) three components

1. a **memory array** (or matrix) of replicated cells with

- r rows, and
- c columns

meaning a $(r \cdot c)$ -cell capacity,

2. a **row decoder** which given an address (de)activates associated cells in that row, and

3. a **column decoder** which given an address (de)selects associated cells in that column

plus additional logic to allow use (depending on cell type), e.g.,

1. **bit line conditioning** to, e.g., ensure the bit lines are strong enough to be effective, and
2. **sense amplifiers** to, e.g., ensure output from the array is usable.

Part 2: memory cells $\leadsto$ memory devices (2)

An SRAM device: design

► (Typical, or exemplar) **design**: an **SRAM** device.

1. interface:

- auxiliary pin(s) for power and so on,
- D , a single 1-bit **data pin**,
- A , a collection of n' **address pins** where A_i is the i -th such pin,
- a **Chip Select (CS)** pin, which enables the device,
- a **Output Enable (OE)** pin, which signals the device is being read from,
- a **Write Enable (WE)** pin, which signals the device is being written to.

Part 2: memory cells $\leadsto$ memory devices (2)

An SRAM device: design

- (Typical, or exemplar) **design**: an **SRAM device**.

2. usage:

Algorithm (SRAM-READ)

Having performed the following steps

- drive the address onto A ,
- set $WE = \text{false}$, $OE = \text{true}$ and $CS = \text{true}$,

1-bit of data is read and made available on D , then we set $CS = \text{false}$.

Algorithm (SRAM-WRITE)

Having performed the following steps


- drive the data onto D ,
- drive the address onto A ,
- set $WE = \text{true}$, $OE = \text{false}$ and $CS = \text{true}$,

1-bit of data is written, then we set $CS = \text{false}$.

Part 2: memory cells $\leadsto$ memory devices (3)

An SRAM device: implementation

Example (an n -cell SRAM device, for $n = 2^{n'}$)



An SRAM device: implementation

Austin Semiconductor, Inc.

SRAM
MT5C1001
Limited Availability

1M x 1 SRAM

SRAM MEMORY ARRAY

AVAILABLE AS MILITARY SPECIFICATIONS

- SMD5062-02100
- MIL-STD-883C

FEATURES

- High Speed: 20, 25, 35, and 45
- Battery Backup: 2V data retention
- Low power standby
- Single -5V ($\pm 10\%$) Power Supply
- Easy memory expansion with CE and OE outputs.
- All inputs and outputs are TTL compatible
- Three-state output

OPTIONS

• Timing

20ns access	-20
25ns access	-25
35ns access	-35
45ns access	-45
55ns access	-55*
70ns access	-70*

• Packages

Ceramic DIP (400 mil)	C	No. 109
Ceramic LCC	BC	No. 267
Ceramic Flipchip	F	No. 303
Ceramic SOJ	DCX	No. 501

• Operating Temperature Ranges

Industrial (-40°C to +85°C)	IT
Military (-55°C to +125°C)	XT

• 2V data retention low power L

*Electrical characteristics identical to those provided for the data access devices.

For more products and information
 please visit our web site at
www.austinsemi.com/product.htm

PIN ASSIGNMENT

(Top View)

28-Pin DIP (C)
(400 MIL)

32-Pin LCC (BC)
32-Pin SOJ (DCX)

32-Pin Flip Pack (F)

GENERAL DESCRIPTION

The MT5C1001 employs the lowest high-performance silicon-gate CMOS technology. Static designs eliminates the need for external clocks or timing elements while CMOS circuitry reduces power consumption and provides for greater stability.

For flexibility in high-speed recovery applications, ASi offers three enable (CE) and output enable (OE) capability. These enhancements can place the outputs in High-Z for additional flexibility in system designs. Writing to these devices is accomplished when write enable (WE) and CE₁ inputs are both LOW. Reading is accomplished when WE remains HIGH while CE₁ and OE go LOW. The devices offer a stacked power standby mode when disabled. This allows system designs to achieve low standby power requirements.

The "L" version provides an approximate 20 percent reduction in CMOS standby current (I_{CC1}) over the standard version.

All devices operate from a single -5V power supply and all inputs and outputs are fully TTL compatible.

MT5C1001
 Rev. 0.3, 2/98

ASi and the ASi logo are registered trademarks of Austin Semiconductor, Inc.

1

Austin Semiconductor, Inc.

SRAM

MT5C1001

Limited Availability

FUNCTIONAL BLOCK DIAGRAM

TRUTHTABLE

MODE	CE	WE	OUTPUT	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE

PIN ASSIGNMENTS

PN	ASSIGNMENT
A ₀ -A ₁₂	Address Inputs
WE	Write Enable
CE	Chip Enable
D	Data Input
Q	Data Output
NC	No Connection
V _{CC}	+5V Power Supply
V _{SS}	Ground

MT5C1001
Rev. 3.0 3/90

2

ASIX Semiconductor, Inc. reserves the right to change specifications without notice.

Part 2: memory cells $\leadsto$ memory devices (5)

A DRAM device: interface

► (Typical, or exemplar) **design**: a **DRAM device**.

1. interface:

- auxiliary pin(s) for power and so on,
- D , a single 1-bit **data pin**,
- A , a collection of $n'/2$ **address pins** where A_i is the i -th such pin,
- a **Chip Select (CS)** pin, which enables the device,
- a **Output Enable (OE)** pin, which signals the device is being read from,
- a **Write Enable (WE)** pin, which signals the device is being written to,
- a **Row Address Strobe (RAS)**, which controls the row buffer, and
- a **Column Address Strobe (CAS)**, which controls the column buffer.

Part 2: memory cells $\leadsto$ memory devices (5)

A DRAM device: interface

- (Typical, or exemplar) **design**: a **DRAM device**.

2. usage:

Algorithm (DRAM-READ)

Having performed the following steps

- drive the row address onto A ,
- set $RAS = \text{true}$ to latch row address,
- drive the column address onto A ,
- set $CAS = \text{true}$ to latch column address,
- set $WE = \text{false}$, $OE = \text{true}$ and $CS = \text{true}$,

1-bit of data is read and made available on D , then we set $CS = RAS = CAS = \text{false}$.

Algorithm (DRAM-WRITE)

Having performed the following steps


- drive the data onto D ,
- drive the row address onto A ,
- set $RAS = \text{true}$ to latch row address,
- drive the column address onto A ,
- set $CAS = \text{true}$ to latch column address,
- set $WE = \text{false}$, $OE = \text{true}$ and $CS = \text{true}$,

1-bit of data is written, then we set $CS = RAS = CAS = \text{false}$.

Part 2: memory cells $\leadsto$ memory devices (6)

A DRAM device: implementation

Example (a n -cell DRAM memory device, for $n = 2^{n'}$)



Part 2: memory cells $\leadsto$ memory devices (7)

A DRAM device: implementation

ASi AUSTIN SEMICONDUCTOR, INC. MT4C1004J 883C
4 MEG x 1 DRAM

DRAM

4 MEG x 1 DRAM FAST PAGE MODE

AVAILABLE AS MILITARY SPECIFICATIONS

- SMD 3862-90622
- MIL-STD-883C

FEATURES

- Industry standard x1 pinout, timing, functions and packages
- High-performance, CMOS silicon-gate process
- Single +5V 1.58V power supply
- Low-power, 2.5mW standby; 300mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1.024-cycle refresh distributed across 16ms
- Refresh modes: **RCS-ONLY**, **CAS-BEFORE-RCS** (CBR), and **HIDDEN**
- **FAST PAGE MODE** access cycle
- **CBR** with **WE** a **HIGH** (REDC test mode capable via WCAR)

OPTIONS


- Timing
- 70ns access
- 80ns access
- 100ns access
- 120ns access

MARKING

- 7		
80ns access	- 8	
100ns access	- 10	
120ns access	- 12	
• Packages		
Ceramic DIP (200 mil)	CN	No. 331
Ceramic DIP (600 mil)	C	No. 332
Ceramic LCC	ELCN	No. 302
Ceramic SOJ	ELCJ	No. 304
Ceramic ZIP	CZ	No. 400
Ceramic Gull Wing	ELG	No. 409

GENERAL DESCRIPTION

The MT4C1004J is a randomly accessed static-state memory containing 4,096 1-bit memory organization data in a configuration. During **READ** or **WRITE** cycles, each bit is uniquely addressed through the 22 address lines which are connected 11 bits (A0-A10) at a time. **RCS** is used to latch the first 11 bits and **CAS** the latter 11 bits. A **READ** or **WRITE** cycle is selected with the **WE** input. A high **HIGH** as **WE** dictates **READ** mode while a logic **LOW** as **WE** dictates **WRITE** mode. During a **WRITE** cycle, data-in (D) is latched by the



*Indicates not used by NOSE (NOSE = 0) or REDUCE

2-23


ASi is a registered trademark of Austin Semiconductor, Inc. All other trademarks are the property of their respective owners.

ASi AUSTIN SEMICONDUCTOR, INC. MT4C1004J 883C
4 MEG x 1 DRAM

boundary. The **FAST PAGE MODE** cycle is always initiated with a new address, indicated by **RCS** followed by a column address, indicated by **CAS**. **CAS** may be supplied by holding **RAS** **LOW** and stroking in different column addresses, thus executing faster memory cycles. Returning **RAS** **HIGH** terminates the **FAST PAGE MODE** operation, returning **RCS** and **CAS** **HIGH** to resume a memory cycle and decreases chip current to a reduced standby level. Also,

the chip is preconditioned for the next cycle during the **RAS** **HIGH** time. Memory cell data is maintained in current state by maintaining power and deactivating any **RCS**, **CAS**, **READ**, **WRITE**, **RAS-ONLY**, **CAS-BEFORE-RCS**, or **HIDDEN** (**RCS**) so that all 1,024 combinations of **RCS** address (A0-A10) are executed at least every 16ms, regardless of operation. The **CAS**, **BEFORE-RCS** cycle will involve the refresh counter for automatic **RCS** addressing.

FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



*NOTE: **WE** **LOW** prior to **CAS** **LOW**. **EW** detection circuit output is a **HIGH** (EARLY-WRITE) **CAS** **LOW** prior to **WE** **LOW**. **EW** detection circuit output is a **LOW** (LATE-WRITE)

2-24

ASi is a registered trademark of Austin Semiconductor, Inc. All other trademarks are the property of their respective owners.

Part 2: memory cells $\leadsto$ memory devices (9)

► Concept:

- *externally*, the configuration of a device is described as something like


$$\delta \times \omega \times \beta$$

(plus maybe some timing information) where

- δ relates to capacity, usually measured in (large multiples of) bits,
 - ω describes the width of words, measured in bits, and
 - β is the number of internal **logical banks**.
- *internally*, this implies some organisational choices: for example,
1. for $\omega > 1$, we replicate the memory device internally to give ω arrays (each copy relates to one bit of a ω -bit word),
 2. for the arrays, r and c can be selected to match physical requirements (e.g., to get “square” or “thin” arrays), and
 3. for $\beta > 1$, each array is split into logical **banks**.


Part 2: memory cells $\leadsto$ memory devices (10)

Example (from a 1-bit to w -bit SRAM device via replication)



Part 2: memory cells $\leadsto$ memory devices (11)

Example (from a 1-bit to w -bit DRAM device via replication)



► Take away points:

1. The initial goal was an n -element memory of w -bit words; the final solution is motivated by divide-and-conquer, i.e.,
 - 1.1 one or more channels, each backed by
 - 1.2 one or more physical banks, each composed from
 - 1.3 one or more devices, each composed from
 - 1.4 one or more logical banks, of
 - 1.5 one or more arrays, of
 - 1.6 many cells
2. The major complication is a large range of increasingly detailed options:
 - lots of parameters mean lots of potential trade-offs (e.g., between size, speed and power consumption),
 - need to take care of detail: there are so many cells, any minor change can have major consequences!
3. Even so, there is just one key concept: we have some cells, and however they are organised we just need to identify and use the right cells given some address.

Additional Reading

- ▶ *Wikipedia: Computer Memory*. URL: https://en.wikipedia.org/wiki/Category:Computer_memory.
- ▶ D. Page. “Chapter 8: Memory and storage”. In: *A Practical Introduction to Computer Architecture*. 1st ed. Springer, 2009.
- ▶ A.S. Tanenbaum and T. Austin. “Section 3.3.5: Memory chips”. In: *Structured Computer Organisation*. 6th ed. Prentice Hall, 2012.
- ▶ A.S. Tanenbaum and T. Austin. “Section 3.3.6: RAMs and ROMs”. In: *Structured Computer Organisation*. 6th ed. Prentice Hall, 2012.
- ▶ W. Stallings. “Chapter 5: Internal memory”. In: *Computer Organisation and Architecture*. 9th ed. Prentice Hall, 2013.

References

- [1] [Wikipedia: Computer Memory](https://en.wikipedia.org/wiki/Category:Computer_memory). URL: https://en.wikipedia.org/wiki/Category:Computer_memory (see p. 23).
- [2] D. Page. “Chapter 8: Memory and storage”. In: *A Practical Introduction to Computer Architecture*. 1st ed. Springer, 2009 (see p. 23).
- [3] W. Stallings. “Chapter 5: Internal memory”. In: *Computer Organisation and Architecture*. 9th ed. Prentice Hall, 2013 (see p. 23).
- [4] A.S. Tanenbaum and T. Austin. “Section 3.3.5: Memory chips”. In: *Structured Computer Organisation*. 6th ed. Prentice Hall, 2012 (see p. 23).
- [5] A.S. Tanenbaum and T. Austin. “Section 3.3.6: RAMs and ROMs”. In: *Structured Computer Organisation*. 6th ed. Prentice Hall, 2012 (see p. 23).