- Agenda: explore implementation attacks via
 - 1. an "in theory", i.e., concept-oriented perspective,
 - 1.1 explanation,
 - 1.2 justification,
 - 1.3 formalisation.


and

- 2. an "in practice", i.e., example-oriented perspective,
 - 2.1 attacks,
 - 2.2 countermeasures.

Caveat!

 \sim 2 hours \Rightarrow introductory, and (very) selective (versus definitive) coverage.

- ► Scenario:
 - lacktriangle given the following interaction between an **attacker** ${\mathcal E}$ and a **target** ${\mathcal T}$





- and noting that
 - the password P has |P| characters in it,
 - each character in *G* and *P* is assumed to be from a known alphabet


$$A = \{'a', 'b', \ldots, 'z'\}$$


such that |A| = 26,


▶ how can \mathcal{E} mount a successful attack, i.e., input a guess G matching P?



























► Idea: brute-force attack (i.e., try every *G*).



- ∴ if we play by the rules then
- +ve: we always guess a G = P
- -ve: we need quite a lot of guesses, e.g., for a 6-character lower-case password we'd make

$$26^6 = 308915776$$


in the worst-case


Attack (
$$P = \text{"pencil"}, G \in D = \{\text{"password"}, \text{"admin"}, \text{"bristolcity"}, \dots, \text{"pencil"}\}$$
)
$$\mathcal{E}$$


$$r = \text{false}$$


$$\mathcal{T}$$


- \therefore if we play by the rules then
- -ve: if $P \notin D$, we won't guess a G = P
- +ve: we need fewer guesses, i.e., |D| in the worst-case





































































Idea: side-channel attack.



- : if we bend the rules a little then
- +ve: we always guess a G = P
- +ve: we don't need too many guesses, e.g., for a 6-character lower-case password we'd make

$$26 \cdot 6 = 156$$

in the worst-case (plus the few extra to recover |P|)

- Scenario:
 - ightharpoonup given the following interaction between an **attacker** $\mathcal E$ and a **target** $\mathcal T$




- and noting that
 - the Personal Identification Number (PIN) P has |P| = 4 digits in it,
 - each digit in *G* and *P* is assumed to be from a known alphabet


$$A = \{0, 1, \dots, 9\}$$

- such that |A| = 10,
- the counter *c* is incremented after each (successive) incorrect guess; when *c* exceeds a limit *l* = 3, the target becomes "locked",
- ▶ how can \mathcal{E} mount a successful attack, i.e., input a guess G matching P?

► Idea:




► Idea:




- \therefore similar attacks as before apply, namely
- 1. brute-force attack:
 - +ve: $10^4 = 10000$ possible PINs is not many
 - -ve: the counter limits how viable this approach is

Attack (*P*= 1234)




- ∴ similar attacks as before apply, namely
- 2. dictionary attack:
 - +ve: reasoning re. common passwords still applies to PINs (e.g., a birthday)
 - -ve: the counter limits how viable this approach is

► Idea:



- ∴ similar attacks as before apply, namely
- 3. side-channel attack:
 - +ve: we can still measure execution time of Check
 - −ve: comparison of *P* and *G* no longer has data-dependent execution time

▶ Idea:




but consider some more implementation detail:

- 1. we might consider different indirect inputs and outputs,
- 2. use of an external, non-volatile storage (e.g., SIM card) implies that for $x \leftarrow y$ we have


$$x$$
 on LHS \leadsto store operation y on RHS \leadsto load operation \longleftrightarrow STORE $(x, LOAD(y))$

Idea: fault induction attack.



- : we could consider
- 1. disrupting *state*, e.g.
 - ightharpoonup corrupt (or randomise) content stored by S,
 - if *l* is an *n*-bit integer, all $2^n l$ values of a random l' mean more guesses.


Idea: fault induction attack.



- .. we could consider
- 2. disrupting execution, e.g.
 - control the power supply and probe the command bus,
 - when a command of the form Store(x, y) is detected, we know it relates to either

Line #6 : we know $P \neq G \sim$ disconnect the power, and prevent update to C Line #9 : we know $P = G \sim$ do nothing

Example: consider a scenario



whereby

- ▶ Ohm's Law tells us that, i.e., V = IR, so
- we can acquire a power consumption trace

$$\Lambda = \langle \Lambda_0, \Lambda_1, \dots, \Lambda_{l-1} \rangle$$

i.e., an \emph{l} -element sequence of instantaneous samples during execution of \emph{f} .

Part 1.2: in theory (1)


Justification: $\Lambda = \text{power consumption}$

- ► Claim: Λ may be
 - ▶ *computation*-dependent, i.e., depends on definition and implementation of *f* , and/or
 - ightharpoonup data-dependent, i.e., depends on x.

Part 1.2: in theory (1)

Justification: $\Lambda = power consumption$

- ► Why?
 - From a hardware perspective



power consumption will stem from

- 1. static consumption, and
- 2. dynamic consumption.
- Therefore, different switching behaviour ⇒ different power consumption, i.e.,


```
if x = 0, setting x \leftarrow 0 \Rightarrow static only \Rightarrow low(er) power consumption if x = 0, setting x \leftarrow 1 \Rightarrow static plus dynamic \Rightarrow high(er) power consumption if x = 1, setting x \leftarrow 0 \Rightarrow static plus dynamic \Rightarrow high(er) power consumption if x = 1, setting x \leftarrow 1 \Rightarrow static only \Rightarrow low(er) power consumption
```

which is data-dependent, and not *necessarily* in a symmetric manner.

Part 1.2: in theory (1)

Justification: $\Lambda = power consumption$

- ► Why?
 - From a software perspective



power consumption will stem from


- 1. computation,
- 2. communication (i.e., use of buses), and
- 3. storage (e.g., registers, memory),
- 4. .

all of which are data-dependent.

Part 1.2: in theory (2)

Justification: $\Lambda =$ execution latency

Example: consider a scenario



whereby

we measure

$$\Lambda_x$$
 = time when x is transmitted Λ_r = time when r is received

so that

Λ = Λ_r − Λ_x approximates the execution latency of f.

Part 1.2: in theory (2)

Justification: Λ = execution latency

- ► Claim: Λ may be
 - ▶ *computation*-dependent, i.e., depends on definition and implementation of *f* , and/or
 - ightharpoonup data-dependent, i.e., depends on x.

Part 1.2: in theory (2)

Justification: Λ = execution latency


Why? for example, in each of

it could be the case that


- a. → low(er) execution latencyb. → high(er) execution latency

Part 1.2: in theory (3) Justification: $\Delta = \operatorname{clock} \operatorname{glitch}$

Example: consider a scenario



whereby a controlled "glitch", i.e.,



such that

- \triangleright ρ is the clock period,
- Δ_ρ is the period of the glitch,
 Δ_δ is the offset of the glitch.

can be caused in the clock signal clk.


Part 1.2: in theory (3) Justification: $\Delta = \operatorname{clock} \operatorname{glitch}$

Claim: given

 Δ might allow one to skip the branch instruction, i.e., always execute ${\tt stmt}.$

Part 1.2: in theory (3) Justification: $\Delta = \operatorname{clock} \operatorname{glitch}$

- ► Why?
 - recall that




where, if ρ is close to the critical path, the glitch is likely shorter,

- therefore, it is plausible such a glitch can prevent complete execution of an instruction, e.g.,
 - ightharpoonup GPR[x] = 0 is not computed in time,
 - PC is not updated in time,
 - ...

meaning that instruction is skipped.

Part 1.2: in theory (4) Justification: $\Delta = laser pulse$


Example: consider a scenario



whereby a focused laser pulse can be aimed at the target device.

Part 1.2: in theory (4) Justification: Δ = laser pulse

► Claim: Δ might allow one to toggle the state of



i.e., an SRAM-based memory cell (within some larger device).

Part 1.2: in theory (4) Justification: $\Delta = laser pulse$

- ► Why?
 - after decapsulation







at least the top layer of the device is exposed,

- the laser pulse can ionise regions of semi-conductor material,
- doing so can be used to activate a transistor,
- if the bottom-left transistor can be activated (for some short period), this will toggle Q.

Part 1.3: in theory (1) Formalisation: attacks

ormanoariom artacho


Definition

A **cryptanalytic attack** focuses on exploiting a vulnerability in the abstract, on-paper specification of a target. In contrast, an **implementation attack** focuses on exploiting a vulnerability in the concrete, in-practice implementation of a target by 1) actively influencing and/or 2) passively observing behaviour by it.

Part 1.3: in theory (1) Formalisation: attacks



Within the following scenario




 \mathcal{E} is said to

observe T via Λ side-channel attack influence T via Λ fault induction attack

Definition

Within the following scenario



 \mathcal{E} is said to

observe T via Λ side-channel attack influence T via Λ fault induction attack

Part 1.3: in theory (2) Formalisation: attacks

offitalisation, attacks

Definition

 ${\mathcal E}$ wants to realise some sort of attack goal, e.g.,

- recovery of state from the target
- 2. manipulation of state in the target
- 3. manipulation of behaviour by the target

measured relative to both efficacy and efficiency.

Part 1.3: in theory (2) Formalisation: attacks

Definition

 ${\mathcal E}$ employs an **attack strategy**, which might be (generically) characterised as, e.g.,

- profiled versus non-profiled
- 2. adaptive versus non-adaptive
- 3. differential versus non-differential

which also captures features of standard cryptanalysis, including known plaintext, chosen plaintext, etc.

Definition

 ${\mathcal E}$ operates an **attack process**: *typically* this involves

1. an offline pre-interaction phase : characterise, calibrate, pre-compute, etc.

2. an online interaction phase : use input to acquire output

3. an offline post-interaction phase : use input and output to realise goal


Definition

 \mathcal{E} employs an **attack mechanism**, which can be (generically) characterised as, e.g.,

software versus hardware generic versus specific local versus remote contact-based versus contact-less invasive versus non-invasive destructive versus non-destructive synchronous versus non-synchronous deterministic versus non-deterministic

Part 1.3: in theory (3) Formalisation: attacks


- Note that:
 - a differential cryptanalytic attack [5]



(roughly) analyses how an input difference affects the output difference.

Part 1.3: in theory (3) Formalisation: attacks


- ► Note that:
 - a differential fault induction attack



(typically) analyses how a fault affects the output difference.

Part 1.3: in theory (3) Formalisation: attacks

- Note that:
 - a differential side-channel attack



is (typically) such that

- M is a model (or simulation) of T,
- $ightharpoonup \tilde{k}$ is a **hypothesis** about (part of) k,
- $ightharpoonup ilde{\Lambda}$ is the **hypothetical leakage** (cf. the *actual* leakage Λ), and so

```
non-differential \Rightarrow 1 interaction \simeq analysis within single \Lambda differential \Rightarrow n interactions \simeq analysis between many \Lambda
```

Ormansation: attacks

Definition

The information leaked via some side-channel is modelled as $\mathcal{M}(\cdot) = \mathcal{M}_d(\cdot) + \mathcal{M}_n$, i.e., as the sum of 1) data-dependent **signal** (of interest) and 2) **noise** components.

Definition

Let *V* denote a set of values some (intermediate) variable can take, and *L* denote a set of leakage values.

- A value-based leakage model is such that M_d: V → L, meaning the leakage value depends on the current value of some variable.
- A **transition**-based leakage model is such that $M_d: V \times V \to L$, meaning the leakage value depends on the previous and current value of some variable (i.e., the transition from the former to the latter).

The information leaked via some side-channel is modelled as $\mathcal{M}(\cdot) = \mathcal{M}_d(\cdot) + \mathcal{M}_n$, i.e., as the sum of 1) data-dependent **signal** (of interest) and 2) **noise** components.

Definition

Let *V* denote a set of values some (intermediate) variable can take, and *L* denote a set of leakage values.

- A value-based leakage model is such that M_d: V → L, meaning the leakage value depends on the current value of some variable
- A **transition**-based leakage model is such that $M_d: V \times V \to L$, meaning the leakage value depends on the previous and current value of some variable (i.e., the transition from the former to the latter).

Example:

- 1. Hamming weight \Rightarrow value-based leakage model
- 2. Hamming distance \Rightarrow transition-based leakage model

A **fault model** is an abstraction of the fault induction mechanism, i.e., it separates fault *induction* from fault *exploitation*. it captures features such as

1.	timing	\Rightarrow	precise control, imprecise control, no control
2.	location	\Rightarrow	precise control, imprecise control, no control

duration ⇒ transient, permanent, destructive
 plurality ⇒ single fault; multiple, i.e., n faults

5. granularity ⇒ single fault, include, i.e.,

6. effect \Rightarrow set-to-0/1, stuck-at-0/1, flip, randomise, variable

7. implication \Rightarrow input data, computation on data, storage of data, execution of instructions

Part 1.3: in theory (6)

Formalisation: countermeasures

Definition

 \mathcal{T} might employ a **countermeasure strategy**, which can be (generically) characterised as, e.g.,

- implicit versus explicit
- detection versus prevention

and typically forms a layered approach, i.e., a suite of countermeasures versus a single "silver-bullet" or panacea.

Part 1.3: in theory (6)

Formalisation: countermeasures

Definition

 \mathcal{T} might design an abstract **countermeasure mechanism**, within (at least) the following levels

- 1. protocol,
- 2. specification,
- 3. implementation, i.e.,
 - software, and/or
 - hardware.

Definition

T might implement a concrete countermeasure mechanism, which can be (generically) characterised as, e.g.,

- software versus hardware
- generic versus specific
- selective versus non-selective
- proactive versus reactive

Part 1.3: in theory (7) Formalisation: countermeasures

Definition

Countermeasures against implementation attacks based on information leakage often fall into the following classes:

- 1. hiding ≃ decrease SNR, or
- 2. $masking \simeq randomised redundant representation.$

Among a large design space of countermeasures, instances that focus on hiding (typically) fall into the following subclasses:

- 1. increase noise, e.g., make Λ random:
 - a. spatial displacement, i.e., where the operation is computed,
 - b. temporal displacement, i.e., when the operation is computed, which can be further divided into
 - padding (or skewing), and
 - reordering (or shuffling),
 - c. diversified computation, i.e., how the operation is computed,
 - d. **obfuscated computation**, e.g., whether the operation computed is real or fake (or a dummy).
- 2. decrease signal, e.g., make Λ constant:
 - a. data-oblivious (or "constant-time") computation of the operation.

Among a large design space of countermeasures, instances that focus on masking (typically) fall into the following subclasses:

1. Boolean masking (or additive masking):

$$x \mapsto \hat{x} = \langle \hat{x}[0], \hat{x}[1], \dots, \hat{x}[d] \rangle$$

such that

$$x = \hat{x}[0] \oplus \hat{x}[1] \oplus \cdots \oplus \hat{x}[d],$$

and

2. arithmetic masking (or multiplicative masking):

$$x \mapsto \hat{x} = \langle \hat{x}[0], \hat{x}[1], \dots, \hat{x}[d] \rangle$$

such that

$$x = \hat{x}[0] + \hat{x}[1] + \cdots + \hat{x}[d] \pmod{2^w}.$$

Part 1.3: in theory (10) Formalisation: countermeasures

Definition

Countermeasures against implementation attacks based on fault induction often fall into the following classes:

- 1. induction-oriented, e.g.,
 - shielding,
 - sensing,
 - hiding,

and

- 2. exploitation-oriented, e.g.,
 - duplication,
 - infection,
 - checksum.

Among a large design space of countermeasures, instances that focus on exploitation are (typically) parameterised by

- 1. type of duplication, e.g.,
 - temporal duplication: n computations of f(x) in 1 location,
- spatial duplication: 1 computation of f(x) in n locations,
- 2. degree of duplication,
- 3. type of check, e.g.,
 - direct check: $f(x) \stackrel{?}{=} f(x)$,
 - linearity check: $f(-x) \stackrel{?}{=} -f(x)$,
 - inversion check: $f^{-1}(f(x)) \stackrel{?}{=} x$,
- 4. frequency of check, and
- 5. type of action, e.g.,
 - ▶ preventative action: $f(x) \neq f(x) \sim \bot$,
 - infective action: $f(x) \neq f(x) \rightsquigarrow \$$,

and yield an outcome with an associated detection probability.

Conclusions

- ► Take away points: implementation attacks
 - 1. are a potent threat, forming part of a complex attack landscape,
 - 2. extend well beyond cryptographic targets, posing a more general (cyber-)security challenge,
 - 3. present significant challenges, e.g., per
 - "attacks only get better" principle,
 - "no free lunch" principle,
 - need to consider multiple layers of abstraction,
 - such that "raising the bar" is of use if not ideal,
 - 4. demand care re. evaluation and/or certification (e.g., FIPS 140-3 [9]) requirements.

Additional Reading

- S. Mangard, E. Oswald, and T. Popp. Power Analysis Attacks: Revealing the Secrets of Smart Cards. Springer, 2007.
- P.C. Kocher et al. "Introduction to differential power analysis". In: Journal of Cryptographic Engineering (JCEN) 1.1 (2011), pp. 5–27.
- M. Joye and M. Tunstall, eds. Fault Analysis in Cryptography. Information Security and Cryptography. Springer, 2012.
- ▶ H. Bar-El et al. "The Sorcerer's Apprentice Guide to Fault Attacks". In: Proceedings of the IEEE 94.2 (2006), pp. 370–382.
- A. Barenghi et al. "Fault Injection Attacks on Cryptographic Devices: Theory, Practice, and Countermeasures". In: Proceedings of the IEEE 100.11 (2012), pp. 3056–3076.
- D. Karaklajić, J.-M. Schmidt, and I. Verbauwhede. "Hardware Designer's Guide to Fault Attacks". In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21.12 (2013), pp. 2295–2306.
- B. Yuce, P. Schaumont, and M. Witteman. "Fault Attacks on Secure Embedded Software: Threats, Design, and Evaluation". In: Journal of Hardware and Systems Security 2.2 (2018), pp. 111–130.

References

- [1] M. Joye and M. Tunstall, eds. Fault Analysis in Cryptography. Information Security and Cryptography. Springer, 2012 (see p. 86).
- [2] S. Mangard, E. Oswald, and T. Popp. Power Analysis Attacks: Revealing the Secrets of Smart Cards. Springer, 2007 (see p. 86).
- H. Bar-El et al. "The Sorcerer's Apprentice Guide to Fault Attacks". In: Proceedings of the IEEE 94.2 (2006), pp. 370–382 (see p. 86).
- [4] A. Barenghi et al. "Fault Injection Attacks on Cryptographic Devices: Theory, Practice, and Countermeasures". In: Proceedings of the IEEE 100.11 (2012), pp. 3056–3076 (see p. 86).
- [5] E. Biham and A. Shamir. "Differential Cryptanalysis of DES-like Cryptosystems". In: Advances in Cryptology (CRYPTO). LNCS 537. Springer-Verlag, 1990, pp. 2–21 (see p. 72).
- [6] D. Karaklajić, J.-M. Schmidt, and I. Verbauwhede. "Hardware Designer's Guide to Fault Attacks". In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21.12 (2013), pp. 2295–2306 (see p. 86).
- [7] P.C. Kocher et al. "Introduction to differential power analysis". In: Journal of Cryptographic Engineering (JCEN) 1.1 (2011), pp. 5–27 (see p. 86).
- [8] B. Yuce, P. Schaumont, and M. Witteman. "Fault Attacks on Secure Embedded Software: Threats, Design, and Evaluation". In: Journal of Hardware and Systems Security 2.2 (2018), pp. 111–130 (see p. 86).
- [9] Security Requirements For Cryptographic Modules. National Institute of Standards and Technology (NIST) Federal Information Processing Standard (FIPS) 140-3. 2001. URL: https://doi.org/10.6028/NIST.FIPS.140-3 (see p. 85).

